JPS5760508A - Signal processor for pcm signal - Google Patents
Signal processor for pcm signalInfo
- Publication number
- JPS5760508A JPS5760508A JP55133829A JP13382980A JPS5760508A JP S5760508 A JPS5760508 A JP S5760508A JP 55133829 A JP55133829 A JP 55133829A JP 13382980 A JP13382980 A JP 13382980A JP S5760508 A JPS5760508 A JP S5760508A
- Authority
- JP
- Japan
- Prior art keywords
- output data
- signal
- input data
- input
- signal processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
- G11B20/1806—Pulse code modulation systems for audio signals
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To perform excellent signal processing without malfunction, even if the transfer rate of input and output data is different, by alternate write-in and readout operations of two systems of memories. CONSTITUTION:Since the write-in of an input data 1 to a memory 29 can be made from around the start of the next horizontal synchronizing period with synchronized state to the output data master block via auxiliary memories 8, 9, even if the length of the horizontal synchronizing section is reduced because of missing of signals and skew, the signal processing can be made with sufficient time margin. This, the transfer route of the input data 1 and output data can arbitrarily be set and the processing as to correction can be made in synchronizing with the output data master block, allowing to reduce the production of malfunction even with variation in the transfer route of the input data 1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55133829A JPS5760508A (en) | 1980-09-26 | 1980-09-26 | Signal processor for pcm signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55133829A JPS5760508A (en) | 1980-09-26 | 1980-09-26 | Signal processor for pcm signal |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5760508A true JPS5760508A (en) | 1982-04-12 |
Family
ID=15114009
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55133829A Pending JPS5760508A (en) | 1980-09-26 | 1980-09-26 | Signal processor for pcm signal |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5760508A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62252236A (en) * | 1986-04-25 | 1987-11-04 | Nec Corp | Asynchronous type correction circuit |
JPS6454949A (en) * | 1987-08-26 | 1989-03-02 | Nec Corp | Data signal speed converting circuit |
JPH0282135U (en) * | 1988-12-14 | 1990-06-25 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5466815A (en) * | 1977-07-14 | 1979-05-29 | Indep Broadcasting Authority | Digital signal recorder*reproducer |
-
1980
- 1980-09-26 JP JP55133829A patent/JPS5760508A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5466815A (en) * | 1977-07-14 | 1979-05-29 | Indep Broadcasting Authority | Digital signal recorder*reproducer |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62252236A (en) * | 1986-04-25 | 1987-11-04 | Nec Corp | Asynchronous type correction circuit |
JPS6454949A (en) * | 1987-08-26 | 1989-03-02 | Nec Corp | Data signal speed converting circuit |
JPH0282135U (en) * | 1988-12-14 | 1990-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS53134337A (en) | Sense circuit | |
JPS5255337A (en) | Refresh control system | |
JPS51128236A (en) | A memory circuit | |
JPS5760508A (en) | Signal processor for pcm signal | |
JPS5435645A (en) | Input/output control system for real-time data | |
JPS51139220A (en) | Sense amplifier | |
JPS5363935A (en) | Memory address control system | |
JPS5498143A (en) | Communication control system | |
JPS5686573A (en) | Reader | |
JPS57182837A (en) | Digital data connecting device | |
JPS5339032A (en) | Branch control system | |
JPS5329480A (en) | Program controller | |
JPS5574252A (en) | Pcm reproduction relay unit | |
JPS573283A (en) | Readout system for data | |
JPS52149937A (en) | Erroneous operation detection system of digital data distributor | |
JPS51112240A (en) | Input output unit control system | |
JPS5235924A (en) | Memory system | |
JPS5326538A (en) | Refresh control system for memory | |
JPS56120288A (en) | Line control system | |
JPS5365022A (en) | Buffer memory control system | |
JPS51130134A (en) | Asynchronous data reception control system | |
JPS55143637A (en) | Data transfer unit | |
JPS5295926A (en) | Display device | |
JPS5248447A (en) | Re-synchronizing system | |
JPS5284934A (en) | Control circuit for information transfer |