[go: up one dir, main page]

JPS5718071A - Address conversion controlling system - Google Patents

Address conversion controlling system

Info

Publication number
JPS5718071A
JPS5718071A JP9140180A JP9140180A JPS5718071A JP S5718071 A JPS5718071 A JP S5718071A JP 9140180 A JP9140180 A JP 9140180A JP 9140180 A JP9140180 A JP 9140180A JP S5718071 A JPS5718071 A JP S5718071A
Authority
JP
Japan
Prior art keywords
address
logical address
bits
tlb
address conversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9140180A
Other languages
Japanese (ja)
Other versions
JPS601658B2 (en
Inventor
Hirosada Tone
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55091401A priority Critical patent/JPS601658B2/en
Publication of JPS5718071A publication Critical patent/JPS5718071A/en
Publication of JPS601658B2 publication Critical patent/JPS601658B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To read out high-speed TLB entry, by obtaining a TLB address having entry in logical address simply through the use of an inversion TLB. CONSTITUTION:When a data in a logical address is required for data processing, it is set to the 1st EAR11 of the logical address. A TLB1 is read out by taking 13-19 bits as the address, the upper 0-12 bits of the logical address set to the 1st EAR11 and the logical address output 0-12 bits of the TLB1 are compared with comparators 4, 5. If they coincide, the physical address corresponding to it can be obtained from a real address register 8. Based on this physical address, required data can be obtained from a main storage device.
JP55091401A 1980-07-04 1980-07-04 Address conversion control method Expired JPS601658B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55091401A JPS601658B2 (en) 1980-07-04 1980-07-04 Address conversion control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55091401A JPS601658B2 (en) 1980-07-04 1980-07-04 Address conversion control method

Publications (2)

Publication Number Publication Date
JPS5718071A true JPS5718071A (en) 1982-01-29
JPS601658B2 JPS601658B2 (en) 1985-01-16

Family

ID=14025351

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55091401A Expired JPS601658B2 (en) 1980-07-04 1980-07-04 Address conversion control method

Country Status (1)

Country Link
JP (1) JPS601658B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60142451A (en) * 1983-12-29 1985-07-27 Fujitsu Ltd Address conversion control method
JPS6182254A (en) * 1984-09-10 1986-04-25 Fujitsu Ltd Page table address conversion processing method

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62137217A (en) * 1985-12-11 1987-06-20 Nissan Motor Co Ltd Evaporator structure for vehicle air-conditioning device
JPH02121368U (en) * 1989-03-15 1990-10-02
JPH0342464U (en) * 1989-09-04 1991-04-22

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60142451A (en) * 1983-12-29 1985-07-27 Fujitsu Ltd Address conversion control method
JPS6341100B2 (en) * 1983-12-29 1988-08-15 Fujitsu Ltd
JPS6182254A (en) * 1984-09-10 1986-04-25 Fujitsu Ltd Page table address conversion processing method
JPH0351014B2 (en) * 1984-09-10 1991-08-05 Fujitsu Ltd

Also Published As

Publication number Publication date
JPS601658B2 (en) 1985-01-16

Similar Documents

Publication Publication Date Title
JPS5387640A (en) Data processing unit
JPS5350953A (en) Comparison/array system for variable length information
JPS5718071A (en) Address conversion controlling system
JPS54122043A (en) Electronic computer
JPS5361924A (en) Recognizer device
JPS5338373A (en) Ic for watch
JPS5335437A (en) Data processing unit having address converting functions
JPS52125239A (en) Write-in and read-out control system for memory unit
JPS6431238A (en) System for controlling store buffer
JPS5320825A (en) Memory control system
JPS53121426A (en) Data processor having address conversion unit
JPS5263027A (en) Information processing system
JPS5730168A (en) Cash memory access system
JPS5436144A (en) Address conversion unit
JPS542711A (en) Electronic musical instrument
JPS549545A (en) Data processing unit
JPS5239326A (en) Control unit
JPS52104024A (en) Information check system
JPS51128590A (en) Data processing system for analizer
Tierney Newman, JH," University Sketches"(Book Review)
JPS57186283A (en) Artificial speed-up system of low-speed memory
JPS5437637A (en) Card reader
JPS55112688A (en) Detection circuit for optional character
JPS56130876A (en) Processing system for page cross check
JPS5216915A (en) Facsimile device