JPS57164496A - Copying controlling system of storage device - Google Patents
Copying controlling system of storage deviceInfo
- Publication number
- JPS57164496A JPS57164496A JP56047974A JP4797481A JPS57164496A JP S57164496 A JPS57164496 A JP S57164496A JP 56047974 A JP56047974 A JP 56047974A JP 4797481 A JP4797481 A JP 4797481A JP S57164496 A JPS57164496 A JP S57164496A
- Authority
- JP
- Japan
- Prior art keywords
- copying
- module
- address
- storage device
- cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
PURPOSE:To improve the system efficiency at the time of copying with a simple constitution in a multiplexed storage system, by using a refresh cycle as the copying cycle at the time of copying. CONSTITUTION:When a main storage device 30a makes a copying request to another main storage device 30b, a memory controlling section 313a delivers a copying address of a copying address counter to a memory module 301a and the main device 30b in the first half of the refreshing cycle. In the device 30b, this address is held by an address register 305b. On the other hand, in the main device 30a data reading from the module 301a is performed and read data are held by a data register 303b of the main device 30b. During this period, a memory module 301b is refreshed in the device 30b. Subsequently, in the second half of the refreshing cycle, the module 301a is refreshed in the device 30a, and, in the device 30b, contents held by the registers 305b and 303b are given to the module 301b and writing is performed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56047974A JPS57164496A (en) | 1981-03-31 | 1981-03-31 | Copying controlling system of storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56047974A JPS57164496A (en) | 1981-03-31 | 1981-03-31 | Copying controlling system of storage device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57164496A true JPS57164496A (en) | 1982-10-09 |
Family
ID=12790281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56047974A Pending JPS57164496A (en) | 1981-03-31 | 1981-03-31 | Copying controlling system of storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57164496A (en) |
-
1981
- 1981-03-31 JP JP56047974A patent/JPS57164496A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69535672D1 (en) | Synchronous NAND DRAM architecture | |
ES8103868A1 (en) | Access system for memory modules. | |
KR960005605A (en) | Semiconductor memory | |
KR870011615A (en) | Partial Written Control | |
ES424731A1 (en) | Computer instruction control apparatus and method | |
KR890001311B1 (en) | Refresh generator system for a dynamic memory | |
JPS57164496A (en) | Copying controlling system of storage device | |
JPH03102696A (en) | Refresh controller | |
JPS5715286A (en) | Memory device | |
JPS6116098A (en) | Semiconductor dynamic memory device | |
JPS57157365A (en) | Busy control system of memory controller | |
JPS5515520A (en) | Automatic micro cash control system | |
JPS57195374A (en) | Sequential access storage device | |
JPS5918792B2 (en) | Refresh read/write control method | |
JPS5384534A (en) | Refresh system for memory unit | |
JPS558615A (en) | Refresh control system | |
JPS5447445A (en) | Memory unit | |
KR970051210A (en) | Semiconductor memory write method by successive write cycles | |
JPS5533282A (en) | Buffer control system | |
JPS57147183A (en) | Shift register | |
JPS6486395A (en) | Storage device | |
JPS53148347A (en) | Dynamic memory unit | |
JPS55131833A (en) | Memory circuit | |
KR960025066A (en) | Dual port memory system using commercial DRAM | |
JPS57207942A (en) | Unpacking circuit |