JPS57136240A - Peripheral device switching device - Google Patents
Peripheral device switching deviceInfo
- Publication number
- JPS57136240A JPS57136240A JP2152981A JP2152981A JPS57136240A JP S57136240 A JPS57136240 A JP S57136240A JP 2152981 A JP2152981 A JP 2152981A JP 2152981 A JP2152981 A JP 2152981A JP S57136240 A JPS57136240 A JP S57136240A
- Authority
- JP
- Japan
- Prior art keywords
- computer
- switching
- peripheral
- information output
- signal system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002093 peripheral effect Effects 0.000 title abstract 5
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
PURPOSE:To attain dynamic switching between an electronic computer and a peripheral device, by carrying out the switching after deciding the presence or absence of the use of a signal system by a switchig device in case plural peripheral devices with which two electronic computers are connected to a common input/output signal system have an information output request. CONSTITUTION:Electronic computers 1 and 2 of the 1st and 2nd systems are connected to peripheral devices 1r-ir via a switching device 3 and a common input/output signal system 11. In case the computer 1 delivers the information to the device ir, the computer 1 delivers the device number of the ir. Thus the device 3 stores this device number into an input buffer 4. A gate controller 8 decides the information output request that is given from the computer 1 or 2. Then a gate 6 is opened as long as the computer 2 uses no system 11 to perform the output of imformation between the computer 1 and the device ir. When the computer 2 uses the system 11, a busy signal is supplied to the computer 1. This switching is not carried out fixedly but carried out dynamically every time when an information output is given to the peripheral device from the computer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2152981A JPS57136240A (en) | 1981-02-18 | 1981-02-18 | Peripheral device switching device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2152981A JPS57136240A (en) | 1981-02-18 | 1981-02-18 | Peripheral device switching device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57136240A true JPS57136240A (en) | 1982-08-23 |
Family
ID=12057478
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2152981A Pending JPS57136240A (en) | 1981-02-18 | 1981-02-18 | Peripheral device switching device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57136240A (en) |
-
1981
- 1981-02-18 JP JP2152981A patent/JPS57136240A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES487173A1 (en) | Input/output controller for a data processing system. | |
ATE144631T1 (en) | ARBITRATION OF TRANSMISSION REQUIREMENTS IN A MULTIPROCESSOR COMPUTER SYSTEM | |
WO1996035993A3 (en) | Method and apparatus for consolidated buffer handling for computer device input/output | |
GB2325320A (en) | Fast access to a shared resource on a computer bus | |
EP0231595A3 (en) | Input/output controller for a data processing system | |
CA2064162A1 (en) | Personal computer with local bus arbitration | |
MY116719A (en) | Using intelligent bridges with pico-code to improve interrupt response | |
JPS57136240A (en) | Peripheral device switching device | |
JPS56110125A (en) | Data processing device | |
JPS5723166A (en) | Parallel data processing system driven by tree structure data | |
JPS5295939A (en) | Common contrl device for input/output | |
KR950004022A (en) | Distributed Processing Integrated Management System | |
JPS5699502A (en) | Logical process input/output control | |
JPS575141A (en) | Bus control system | |
JPS5654564A (en) | Multiple computer system | |
JPS5587220A (en) | Interface controller | |
JPS56129473A (en) | Facsimile device with memory device | |
JPS5719830A (en) | Multiple connection system | |
JPS6421561A (en) | Processor controller | |
JPS5750046A (en) | Data transmission system | |
JPS57105019A (en) | Data transfer controlling system | |
JPS57174723A (en) | Bus load controlling system | |
JPS5491028A (en) | Memory control system of multiprocessor system | |
JPS6467665A (en) | Information processor | |
JPS56153470A (en) | Multiple computer system |