JPS57106277A - Counter device - Google Patents
Counter deviceInfo
- Publication number
- JPS57106277A JPS57106277A JP18236480A JP18236480A JPS57106277A JP S57106277 A JPS57106277 A JP S57106277A JP 18236480 A JP18236480 A JP 18236480A JP 18236480 A JP18236480 A JP 18236480A JP S57106277 A JPS57106277 A JP S57106277A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- reset
- counter circuit
- inputted
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Synchronizing For Television (AREA)
Abstract
PURPOSE:To synchronize accurately even a television signal having a low S/N ratio and ghost, by combining the reset blind sector in the horizontal direction and the reset blind sector in the vertical direction to control the reset of a counter circuit. CONSTITUTION:A fundamental clock F is counted by a counter circuit 22, and the output is inputted to a 2fH pulse generator 26 which outputs a pulse I and a horizontal reset blind sector pulse generator 25 which outputs a pulse H. A counter circuit 28 counts the one-field time of a television signal, and the output is inputted to a vertical reset blind sector pulse generator 30 to output a pulse J. The pulse J is inputted to a gate circuit 27 to generate a pulse K. A gate circuit 24 generates a reset pulse L of the counter circuit 22 only when the pulse K is H-level and a horizontal synchronizing pulse G is inputted. Consequently, since only the horizontal synchronizing pulse G near the pulse K is used to reset the counter circuit 22, the stability of synchronization is improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18236480A JPS57106277A (en) | 1980-12-23 | 1980-12-23 | Counter device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18236480A JPS57106277A (en) | 1980-12-23 | 1980-12-23 | Counter device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57106277A true JPS57106277A (en) | 1982-07-02 |
JPS613147B2 JPS613147B2 (en) | 1986-01-30 |
Family
ID=16117014
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18236480A Granted JPS57106277A (en) | 1980-12-23 | 1980-12-23 | Counter device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106277A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60132468A (en) * | 1983-04-08 | 1985-07-15 | テクトロニツクス・インコーポレイテツド | Method and device for generating timing pulse |
JPH01252070A (en) * | 1988-03-31 | 1989-10-06 | Rohm Co Ltd | Generating method for timing signal for television |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63126144U (en) * | 1987-02-13 | 1988-08-17 |
-
1980
- 1980-12-23 JP JP18236480A patent/JPS57106277A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60132468A (en) * | 1983-04-08 | 1985-07-15 | テクトロニツクス・インコーポレイテツド | Method and device for generating timing pulse |
JPH01252070A (en) * | 1988-03-31 | 1989-10-06 | Rohm Co Ltd | Generating method for timing signal for television |
Also Published As
Publication number | Publication date |
---|---|
JPS613147B2 (en) | 1986-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57154983A (en) | Multiplying circuit of horizontal scan frequency | |
JPS5485661A (en) | Clock pulse reproducing circuit | |
JPS54151321A (en) | Write-in inhibit control circuit in frame synchronizer | |
JPS57106277A (en) | Counter device | |
JPS55115775A (en) | Synchronizing signal generator | |
JPS54124633A (en) | Display circuit of television receiver | |
JPS55132179A (en) | Vertical-address-clear-pulse generating circuit | |
JPS5577279A (en) | Forming circuit for control signal | |
JPS57129071A (en) | Field discriminating circuit | |
JPS52119276A (en) | Delayed synchronizing pulse generator | |
JPS53126814A (en) | Synchronous pulse reproducing device | |
JPS57131173A (en) | Horizontal synchronizing signal generating device | |
JPS5435664A (en) | Delay pulse signal generation circuit | |
JPS6441390A (en) | Burst gate pulse generating circuit | |
JPS5412664A (en) | Pulse generating system | |
JPS5614765A (en) | Picture read system | |
JPS55620A (en) | Sweep gate circuit | |
JPS5648778A (en) | Memory control circuit for television display | |
JPS56117428A (en) | Counter device | |
JPS57166639A (en) | Light pen control system | |
JPS5698973A (en) | Synchronizing circuit | |
JPS544557A (en) | Counter type encorer | |
JPS5479017A (en) | Sector clock generating system | |
JPS5684079A (en) | Vertical synchronizing circuit | |
JPS55112078A (en) | Vertical synchronous device |