JPS5619260A - Digital variable multiplex converter - Google Patents
Digital variable multiplex converterInfo
- Publication number
- JPS5619260A JPS5619260A JP9541279A JP9541279A JPS5619260A JP S5619260 A JPS5619260 A JP S5619260A JP 9541279 A JP9541279 A JP 9541279A JP 9541279 A JP9541279 A JP 9541279A JP S5619260 A JPS5619260 A JP S5619260A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- time slot
- wire type
- multiple signal
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
- Time-Division Multiplex Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To perform the multiplexing, separation, line concentration and exchange each in the time-division way, by utilizing the temporary device for velocity conversion, designating the time address of the reading/writing of the memory device and also securing the change of the address designation. CONSTITUTION:The multiple signal supplied to multiple input terminal A1 is supplied in common to input terminal i3 (i=1-k) of each circuit. The circuit number showing which circuit the time slot within the frame is separated to from the input multiple signal is stored in writing address designating circuit A7. The information of circuit number is applied to writing address control circuit i9 of each circuit, and the time slot to be written into temporary memory device 16 is designated. The time slot is then read out in device i6 in the velocity and frame suited to the i-th 2-wire type transmission and then transmitted to 2-wire type line i1 through transmitter i5 and balance-unbalance converting transformer i2 each. Accordingly, the cange is possible for which 2-wire type transmission line the multiple signal is separated to by changing the contents of circuit A7.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54095412A JPS5834061B2 (en) | 1979-07-25 | 1979-07-25 | Digital variable multiplex converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54095412A JPS5834061B2 (en) | 1979-07-25 | 1979-07-25 | Digital variable multiplex converter |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5619260A true JPS5619260A (en) | 1981-02-23 |
JPS5834061B2 JPS5834061B2 (en) | 1983-07-23 |
Family
ID=14136956
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54095412A Expired JPS5834061B2 (en) | 1979-07-25 | 1979-07-25 | Digital variable multiplex converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5834061B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6139661A (en) * | 1984-07-30 | 1986-02-25 | Nec Corp | Circuit editing device |
JPH04506142A (en) * | 1989-06-16 | 1992-10-22 | ブリテイッシュ・テレコミュニケーションズ・パブリック・リミテッド・カンパニー | data switching node |
-
1979
- 1979-07-25 JP JP54095412A patent/JPS5834061B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6139661A (en) * | 1984-07-30 | 1986-02-25 | Nec Corp | Circuit editing device |
JPH04506142A (en) * | 1989-06-16 | 1992-10-22 | ブリテイッシュ・テレコミュニケーションズ・パブリック・リミテッド・カンパニー | data switching node |
Also Published As
Publication number | Publication date |
---|---|
JPS5834061B2 (en) | 1983-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8604752A1 (en) | A wideband digital switching network. | |
JPS5737925A (en) | High-speed hadamard converter | |
GB1431585A (en) | Time division multiplier system | |
JPS5636262A (en) | Facsimile unit | |
JPS5619260A (en) | Digital variable multiplex converter | |
JPS56109091A (en) | Time slot replacing system | |
ATE134094T1 (en) | CIRCUIT ARRANGEMENT FOR TRANSMITTING DATA SIGNALS OVER A TIME MULTIPLEX TRANSMISSION LINE | |
JPS5525176A (en) | Memory unit control system | |
JPS5429908A (en) | Transmission control system in signal transmission system | |
JPS5671358A (en) | Control system for button telephone | |
JPS5619261A (en) | 2-wire type digital subscriber device | |
JPS574670A (en) | Picture memory control system | |
JPS56153876A (en) | Tone transmission system | |
JPS5730489A (en) | Time-division memory system | |
JPS5586237A (en) | Bit rate conversion system | |
JPS5542436A (en) | Information production device | |
JPS5680885A (en) | Data output control system of memory used for reading | |
JPS5384622A (en) | Facsilime receiver | |
JPS5737996A (en) | Time-division switch | |
JPS5718069A (en) | Information storage device | |
JPS54153561A (en) | Parallel-serial conversion circuit | |
JPS56161775A (en) | Subscanning control system for facsimile | |
JPS55105491A (en) | Data exchange system | |
JPS57107655A (en) | Line concentrating connection system | |
JPS54159804A (en) | Multiple address data transfer unit |