[go: up one dir, main page]

JPS56102116A - Pseudo-noise signal generating circuit - Google Patents

Pseudo-noise signal generating circuit

Info

Publication number
JPS56102116A
JPS56102116A JP436280A JP436280A JPS56102116A JP S56102116 A JPS56102116 A JP S56102116A JP 436280 A JP436280 A JP 436280A JP 436280 A JP436280 A JP 436280A JP S56102116 A JPS56102116 A JP S56102116A
Authority
JP
Japan
Prior art keywords
shift
pseudo
phase shift
counter
noise signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP436280A
Other languages
Japanese (ja)
Other versions
JPS6322090B2 (en
Inventor
Masayuki Ogasawara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP436280A priority Critical patent/JPS56102116A/en
Publication of JPS56102116A publication Critical patent/JPS56102116A/en
Publication of JPS6322090B2 publication Critical patent/JPS6322090B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators

Landscapes

  • Manipulation Of Pulses (AREA)

Abstract

PURPOSE:To make it possible to optionally set shift amount of pseudo-noise signals and shift at every integer of its series period, by sending synchronous pulses of the counter to the on/off control circuit through external phase controlling signals, and by performing the off control and phase shift on the clock signal. CONSTITUTION:The output of each stage of multistage shift register 2 is added to pattern detector 10. At this circuit 10 a synchronous pulse is generated at every one period of the pseudo-noise signal series, and a constant phase shift is received at fixed phase shift circuit 12 and then sent to 1/N counter 11. At counter 11 synchronous pulses of N periods are sent to on/off control circuit 8 through external phase controlling signal 9, and the off control is performed on clock signal 1 and phase shift is executed on noise signals. By this, the location from which phase shift of pseudo-noise signal is commenced, shift amount, the execution of shift at every integer of its series period can be set optionally.
JP436280A 1980-01-18 1980-01-18 Pseudo-noise signal generating circuit Granted JPS56102116A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP436280A JPS56102116A (en) 1980-01-18 1980-01-18 Pseudo-noise signal generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP436280A JPS56102116A (en) 1980-01-18 1980-01-18 Pseudo-noise signal generating circuit

Publications (2)

Publication Number Publication Date
JPS56102116A true JPS56102116A (en) 1981-08-15
JPS6322090B2 JPS6322090B2 (en) 1988-05-10

Family

ID=11582258

Family Applications (1)

Application Number Title Priority Date Filing Date
JP436280A Granted JPS56102116A (en) 1980-01-18 1980-01-18 Pseudo-noise signal generating circuit

Country Status (1)

Country Link
JP (1) JPS56102116A (en)

Also Published As

Publication number Publication date
JPS6322090B2 (en) 1988-05-10

Similar Documents

Publication Publication Date Title
JPS6469132A (en) Initial synchronizing system for spectrum diffusion communication
ES424344A1 (en) IMPROVEMENTS INTRODUCED IN CIRCUITS PERCEIVING THE WIDTH OF IMPULSE.
JPS56102116A (en) Pseudo-noise signal generating circuit
JPS5784441A (en) Photometric device
JPS5561116A (en) Sound volume control system
JPS54124611A (en) Communication unit
JPS5530213A (en) Signal converter
SU1153326A1 (en) Multiplying device
JPS5373047A (en) Generation circuit for timing signal
JPS5264263A (en) Multi-phase clock pulse generator
SU790099A1 (en) Digital pulse repetition frequency multiplier
JPS51132954A (en) Waveform converter
JPS5430770A (en) D-a converter
JPS5429926A (en) Variable data input system
JPS5443415A (en) Pattern signal generator
SU531244A1 (en) Device for automatic frequency control
JPS5787241A (en) Phase synchronizing circuit for optional frequency conversion
JPS5435664A (en) Delay pulse signal generation circuit
JPS5577279A (en) Forming circuit for control signal
JPS5390734A (en) Variable cycle steal control circuit
JPS5621481A (en) Automatic gain control circuit
JPS5669910A (en) Level adjustor for pcm signal
JPS5674662A (en) Frequency to voltage converter
JPS5399860A (en) Phase shifter
JPS5789364A (en) Pulse signal regenerative repeating installation