JPS5566022A - Color display circuit - Google Patents
Color display circuitInfo
- Publication number
- JPS5566022A JPS5566022A JP13927478A JP13927478A JPS5566022A JP S5566022 A JPS5566022 A JP S5566022A JP 13927478 A JP13927478 A JP 13927478A JP 13927478 A JP13927478 A JP 13927478A JP S5566022 A JPS5566022 A JP S5566022A
- Authority
- JP
- Japan
- Prior art keywords
- ram
- capacity
- constituted
- rams
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Digital Computer Display Output (AREA)
Abstract
PURPOSE: To simplify a circuit constitution and make it possible to realize it cheaply by constituting a large-capacity data RAM from two-system RAMs.
CONSTITUTION: A data RAM is divided into RAM 73A for display and RAM 77A for color and is constituted by a RAM (figyre 50) having a capacity several times as large as the capacity required for the conventional unit. RAM 73A and RAM 77A have 4K bytes respectively, and addresses from (0000)16 to (3FFF)16 and from (4000)16 to (7FFF)16 are constituted there respectively. In this case, timing control circuit 20 determines operations of RAM 73A and RAM 77A by upper two bits of the address signal of CPU1 and outputs respective control signals so that RAM 73A and RAM 77A may be operated while address signals for display are supplied as address signals of RAMs. Thus, a RAM circuit can be constituted only by large-capacity RAMs where a unit price per one bit is cheap.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13927478A JPS5566022A (en) | 1978-11-11 | 1978-11-11 | Color display circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13927478A JPS5566022A (en) | 1978-11-11 | 1978-11-11 | Color display circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5566022A true JPS5566022A (en) | 1980-05-19 |
JPS6133211B2 JPS6133211B2 (en) | 1986-08-01 |
Family
ID=15241458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13927478A Granted JPS5566022A (en) | 1978-11-11 | 1978-11-11 | Color display circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5566022A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4520358A (en) * | 1981-05-20 | 1985-05-28 | Mitsubishi Denki Kabushiki Kaisha | Optimized display device memory utilization |
-
1978
- 1978-11-11 JP JP13927478A patent/JPS5566022A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4520358A (en) * | 1981-05-20 | 1985-05-28 | Mitsubishi Denki Kabushiki Kaisha | Optimized display device memory utilization |
Also Published As
Publication number | Publication date |
---|---|
JPS6133211B2 (en) | 1986-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5652454A (en) | Input/output control method of variable word length memory | |
JPS5570993A (en) | Memory circuit | |
JPS5566022A (en) | Color display circuit | |
JPS53117345A (en) | Read-only memory unit | |
JPS55105760A (en) | Memory control unit | |
JPS551658A (en) | Parity inspection unit | |
JPS5647841A (en) | Pcm signal operation system | |
JPS6476486A (en) | Memory ic | |
JPS5416939A (en) | Address conversion system | |
JPS553038A (en) | Microprogram control unit | |
JPS5616254A (en) | Data write-in and readout system for microcomputer | |
JPS5578363A (en) | Memory area set system | |
JPS5680885A (en) | Data output control system of memory used for reading | |
JPS56153862A (en) | Privacy telephone system | |
JPS5534742A (en) | Memory control system | |
JPS6421550A (en) | Data processor | |
JPS5440535A (en) | Interface circuit for microcomputer | |
JPS5427749A (en) | Dynamic address converter | |
JPS52101935A (en) | Data transmission method | |
JPS5671109A (en) | Input control method of sequence controller | |
JPS55157033A (en) | Drive unit for display | |
JPS52149924A (en) | Address converter | |
JPS5493935A (en) | Communication control unit | |
JPS54149528A (en) | Control system for external memory for picture terminal equipment | |
JPS5567985A (en) | Information processor |