[go: up one dir, main page]

JPS5559543A - Picture memory device - Google Patents

Picture memory device

Info

Publication number
JPS5559543A
JPS5559543A JP13244078A JP13244078A JPS5559543A JP S5559543 A JPS5559543 A JP S5559543A JP 13244078 A JP13244078 A JP 13244078A JP 13244078 A JP13244078 A JP 13244078A JP S5559543 A JPS5559543 A JP S5559543A
Authority
JP
Japan
Prior art keywords
memory
vertical
address signals
horizontal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13244078A
Other languages
Japanese (ja)
Inventor
Hideto Miyazaki
Junichi Fujino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP13244078A priority Critical patent/JPS5559543A/en
Publication of JPS5559543A publication Critical patent/JPS5559543A/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)

Abstract

PURPOSE: To reduce greatly the memory capacity by using 4+n sets of the memory of N/2×M/2 units of the memory cells with the adjacent 2×2 picture elements defined as one section for the picture featuring the display state of 2n and comprising N×M picture elements.
CONSTITUTION: Decoders 4 and 6 supply vertical address signals V1WVk and horizontal address signals h1Whk respectively and deliver the vertical and horizontal address signals for the memory each to be then connected to 4 sets of memories 14aW14d. Input data selection circuit 8 delivers output 9W12 according to the combination of vertical and horizontal lowest-rank address signals VO and hO each and turns on and off input data signal Di according to the output condition to apply the input data signal to memories 14aW14d. Output 15W18 of the memory are connected to picture element selection circuit 24, and the display picture elements of 2×2 in each section are decided by the signals 20W23 which display each vertical and horizontal halves of each section in picture element synchronous signal generator circuit 19. And output data DO is delivered. The rest n sets of memories are used for designation of the display state of 2n.
COPYRIGHT: (C)1980,JPO&Japio
JP13244078A 1978-10-26 1978-10-26 Picture memory device Pending JPS5559543A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13244078A JPS5559543A (en) 1978-10-26 1978-10-26 Picture memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13244078A JPS5559543A (en) 1978-10-26 1978-10-26 Picture memory device

Publications (1)

Publication Number Publication Date
JPS5559543A true JPS5559543A (en) 1980-05-06

Family

ID=15081407

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13244078A Pending JPS5559543A (en) 1978-10-26 1978-10-26 Picture memory device

Country Status (1)

Country Link
JP (1) JPS5559543A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60133496U (en) * 1984-02-14 1985-09-05 アルパイン株式会社 computer drawing circuit
JPS6360492A (en) * 1986-08-25 1988-03-16 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Display controller
JPS6398693A (en) * 1986-10-14 1988-04-30 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Digital display system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60133496U (en) * 1984-02-14 1985-09-05 アルパイン株式会社 computer drawing circuit
JPS6360492A (en) * 1986-08-25 1988-03-16 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Display controller
JPS6398693A (en) * 1986-10-14 1988-04-30 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Digital display system

Similar Documents

Publication Publication Date Title
JPS56137589A (en) Semiconductor storage device
JPS5325324A (en) Address selection system
JPS5559543A (en) Picture memory device
JPS55105760A (en) Memory control unit
JPS5429534A (en) Adding system of optional functions to composite terminal
JPS52114297A (en) Memory display circuit
JPS5329628A (en) Decoding circuit
JPS51120136A (en) Display system
JPS5647988A (en) Semiconductor memory device
JPS5495126A (en) Display device
JPS53132227A (en) Output unit for video data
JPS5282032A (en) Data processing unit
JPS53117337A (en) Address qualifying circuit
JPS5525840A (en) Decoder circuit
JPS5334412A (en) Memory unit
JPS524132A (en) Character style conversion system
JPS5587357A (en) Memory circuit device
JPS5335439A (en) Store control system
JPS51141539A (en) Calculation system by visionary memory method
JPS5353930A (en) Input and output control system
JPS554686A (en) Microprogram control unit
JPS5365022A (en) Buffer memory control system
JPS5487028A (en) Data process system
JPS5563451A (en) Memory control system
JPS54157446A (en) Reading exclusive memory