JPS54157446A - Reading exclusive memory - Google Patents
Reading exclusive memoryInfo
- Publication number
- JPS54157446A JPS54157446A JP6655578A JP6655578A JPS54157446A JP S54157446 A JPS54157446 A JP S54157446A JP 6655578 A JP6655578 A JP 6655578A JP 6655578 A JP6655578 A JP 6655578A JP S54157446 A JPS54157446 A JP S54157446A
- Authority
- JP
- Japan
- Prior art keywords
- logic data
- lines
- reading
- correspondence
- constitution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title abstract 4
- 230000015572 biosynthetic process Effects 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
- G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
Landscapes
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
PURPOSE:To obtain a memory featuring the reduced amount of power consumption and suited for the miniature apparatus by providing the P- and N-type MOS transistors in correspondence to logic data 1 or 0 and with no use of complicated control signals in the reading exclusive memories arranged into the lattice formation. CONSTITUTION:P- and N-type MOSFET16 and 17 are connected in correspondence to logic data 1 and 0 between output signals lines (13, 14, 15) and address selection lines (10, 11, 12) of the reading exclusive memories arranged into the lattice formation. When logic data 1 is given to address selection line 10, logic data 0 is given to the rest lines 11 and 12. Thus, the gate potential is decided by line 10, and FET16, 17 and 18 are made to conduct to deliver output data 100 to output signal lines 13, 14 and 15 each. In such constitution, the reading can be carried out without using complicated control signals, thus realizing reduction of the power consumption.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53066555A JPS6032915B2 (en) | 1978-06-02 | 1978-06-02 | Read-only memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53066555A JPS6032915B2 (en) | 1978-06-02 | 1978-06-02 | Read-only memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54157446A true JPS54157446A (en) | 1979-12-12 |
JPS6032915B2 JPS6032915B2 (en) | 1985-07-31 |
Family
ID=13319269
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53066555A Expired JPS6032915B2 (en) | 1978-06-02 | 1978-06-02 | Read-only memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6032915B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60187997A (en) * | 1984-03-06 | 1985-09-25 | Nec Corp | Read-only memory |
-
1978
- 1978-06-02 JP JP53066555A patent/JPS6032915B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60187997A (en) * | 1984-03-06 | 1985-09-25 | Nec Corp | Read-only memory |
JPH0412559B2 (en) * | 1984-03-06 | 1992-03-04 | Nippon Electric Co |
Also Published As
Publication number | Publication date |
---|---|
JPS6032915B2 (en) | 1985-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5634186A (en) | Bipolar memory circuit | |
JPS57127989A (en) | Mos static type ram | |
DE59209095D1 (en) | Data transmission method for a semiconductor memory and semiconductor memory for carrying out the method | |
JPS6418312A (en) | Four-state input/output control circuit | |
JPS5771574A (en) | Siemconductor memory circuit | |
JPS57203290A (en) | Ic memory | |
JPS5733493A (en) | Semiconductor storage device | |
JPS54157446A (en) | Reading exclusive memory | |
JPS54119847A (en) | Memory unit | |
JPS5694574A (en) | Complementary mos sense circuit | |
JPS55132589A (en) | Semiconductor memory unit | |
JPS55101185A (en) | Semiconductor memory device | |
JPS57130285A (en) | Static semiconductor memory | |
JPS5271141A (en) | Word line driving circuit | |
JPS5616991A (en) | Semicondcutor memory unit | |
JPS54148339A (en) | Memory device | |
JPS57158086A (en) | Semiconductor memory device | |
JPS52155927A (en) | Mos random access memory | |
JPS52142980A (en) | Non-volatile semiconductor memory | |
JPS5746390A (en) | Dummy cell circuit | |
JPS52119132A (en) | Mos dynamic memory | |
JPS57138091A (en) | Peripheral circuit system for non-volatile insulation gate semiconductor memory | |
JPS5362434A (en) | C-mos memory element | |
JPS55108992A (en) | Semiconductor memory device | |
JPS57150188A (en) | Asynchronous type static memory |