JPS5553441A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS5553441A JPS5553441A JP12642678A JP12642678A JPS5553441A JP S5553441 A JPS5553441 A JP S5553441A JP 12642678 A JP12642678 A JP 12642678A JP 12642678 A JP12642678 A JP 12642678A JP S5553441 A JPS5553441 A JP S5553441A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- pattern
- wiring pattern
- region
- openings
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4807—Shape of bonding interfaces, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4845—Details of ball bonds
- H01L2224/48451—Shape
- H01L2224/48453—Shape of the interface with the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
PURPOSE: To increase the integration density of a circuit by placing the second wiring pattern or the first wiring pattern located below the bonding portion of a lead wire and forming a multi-layer construction.
CONSTITUTION: A SiO2 layer 13 is made to adhere to a p-type Si substarte 11 where a n-type diffused region 12 has been formed, and an opening 13a is made on the region 12. Next evaporated Al is put on the layer 13 which is etched by means of photoetching so that the first wiring pattern 14 is formed at a right angle to the cross section of the figure, with reinforcing metal leayers 15a and 15b sandwiching the pattern. One 15b of the metal layers is ohmically contacted with the region 12 through the opening 13a. Then the whole surface is coated with an insulating layer 16 made of polyimide resin where openings 16a and 16b are made. The second wiring pattern 17, or a upper layer while leading it over these openings is provided at a right angle to the pattern 14 and made to contact the layer 15b. Next a lead wire 19 is bonded on the pattern 17. By so doing, the wiring patterns 14 and 17 are made to cross each other and piled one after the other.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12642678A JPS5553441A (en) | 1978-10-14 | 1978-10-14 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12642678A JPS5553441A (en) | 1978-10-14 | 1978-10-14 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5553441A true JPS5553441A (en) | 1980-04-18 |
JPS612297B2 JPS612297B2 (en) | 1986-01-23 |
Family
ID=14934878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12642678A Granted JPS5553441A (en) | 1978-10-14 | 1978-10-14 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5553441A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5812949U (en) * | 1981-07-20 | 1983-01-27 | 三洋電機株式会社 | Multilayer wiring structure of semiconductor integrated circuits |
JPS5852854A (en) * | 1981-09-24 | 1983-03-29 | Nec Corp | Semiconductor device |
JPS63283040A (en) * | 1987-05-15 | 1988-11-18 | Toshiba Corp | Semiconductor device |
USRE40819E1 (en) | 1995-12-21 | 2009-07-07 | Micron Technology, Inc. | Semiconductor device with improved bond pads |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02146381A (en) * | 1988-11-25 | 1990-06-05 | Matsushita Electric Ind Co Ltd | Fluid control valve |
-
1978
- 1978-10-14 JP JP12642678A patent/JPS5553441A/en active Granted
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5812949U (en) * | 1981-07-20 | 1983-01-27 | 三洋電機株式会社 | Multilayer wiring structure of semiconductor integrated circuits |
JPH0314050Y2 (en) * | 1981-07-20 | 1991-03-28 | ||
JPS5852854A (en) * | 1981-09-24 | 1983-03-29 | Nec Corp | Semiconductor device |
JPS63283040A (en) * | 1987-05-15 | 1988-11-18 | Toshiba Corp | Semiconductor device |
JPH0546973B2 (en) * | 1987-05-15 | 1993-07-15 | Tokyo Shibaura Electric Co | |
USRE40819E1 (en) | 1995-12-21 | 2009-07-07 | Micron Technology, Inc. | Semiconductor device with improved bond pads |
Also Published As
Publication number | Publication date |
---|---|
JPS612297B2 (en) | 1986-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6461934A (en) | Semiconductor device and manufacture thereof | |
EP0177105A3 (en) | Method for providing a semiconductor device with planarized contacts | |
JPS5553441A (en) | Semiconductor device | |
JPS5640260A (en) | Manufacture of semiconductor device | |
JPS5731155A (en) | Manufacture of semiconductor device | |
JPS57145340A (en) | Manufacture of semiconductor device | |
JPS5732654A (en) | Semiconductor integrated circuit device | |
JPS54158884A (en) | Manufacture of semiconductor device | |
JPS54145488A (en) | Semiconductor device | |
JPS56161656A (en) | Manufacture of semiconductor device | |
JPS54161285A (en) | Manufacture of semiconductor device | |
JPS559415A (en) | Semiconductor manufacturing method | |
JP2551077B2 (en) | Semiconductor integrated circuit device | |
JPS54113277A (en) | Production of semiconductor device | |
JPS5649541A (en) | Multilayer wiring structure for integrated circuit | |
JPS5615052A (en) | Semiconductor device with multilayer wiring | |
JPS54162458A (en) | Manufacture for semiconductor device | |
JPS56114355A (en) | Manufacture of semiconductor device | |
JPS64745A (en) | Wiring structure of semiconductor device | |
JPS57181141A (en) | Semiconductor device | |
JPS56130951A (en) | Manufacture of semiconductor device | |
JPS6489343A (en) | Manufacture of semiconductor device | |
JPS53148291A (en) | Production of semiconductor device | |
JPS5760855A (en) | Manufacture of semiconductor device | |
JPS56153751A (en) | Semiconductor device |