JPH11297586A - Semiconductor manufacturing apparatus, semiconductor device, and semiconductor device manufacturing method - Google Patents
Semiconductor manufacturing apparatus, semiconductor device, and semiconductor device manufacturing methodInfo
- Publication number
- JPH11297586A JPH11297586A JP9492898A JP9492898A JPH11297586A JP H11297586 A JPH11297586 A JP H11297586A JP 9492898 A JP9492898 A JP 9492898A JP 9492898 A JP9492898 A JP 9492898A JP H11297586 A JPH11297586 A JP H11297586A
- Authority
- JP
- Japan
- Prior art keywords
- resist
- substrate
- semiconductor device
- manufacturing
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Landscapes
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
(57)【要約】
【課題】半導体装置を製造するフォトリソ工程に関し、
膜厚の均一性が高いレジスト塗布方法を提供する。
【解決手段】基板11には、レジストは2本のノズル1
2,13を通り、それぞれの吐出口14,15から塗布
される。一方の吐出口14からは、基板11のほぼ中心
にレジストを塗布し、もう一方の吐出口15からは、基
板11の中心からやや外側へレジストを塗布する。また
別の手段としては、ノズルは1本とし、このノズル22
に複数の吐出口23を設ける。さらに別の手段として
は、基板31には、レジストはノズル32を通り、吐出
口33から塗布される。ここで、吐出口33は、基板3
1の中心の垂線からわずかにずれている。このずれ量
は、レジストの滴下量や、粘度、排気圧等に合わせ、レ
ジスト膜厚の均一性が最良になるよう調整が可能であ
る。
(57) Abstract: A photolithography process for manufacturing a semiconductor device.
Provided is a resist coating method with high uniformity of film thickness. A resist has two nozzles 1 on a substrate 11.
2 and 13, and are applied from respective discharge ports 14 and 15. The resist is applied from one ejection port 14 to almost the center of the substrate 11, and the resist is applied to the other ejection port 15 slightly outside from the center of the substrate 11. As another means, the number of nozzles is one, and this nozzle 22
Are provided with a plurality of discharge ports 23. As still another means, a resist is applied to the substrate 31 from a discharge port 33 through a nozzle 32. Here, the discharge port 33 is connected to the substrate 3
Slightly deviated from the perpendicular to the center of 1. This deviation amount can be adjusted according to the amount of the dropped resist, the viscosity, the exhaust pressure, and the like so that the uniformity of the resist film thickness is optimized.
Description
【0001】[0001]
【発明の属する技術分野】本発明は、半導体装置を製造
するフォトリソ工程に関する。[0001] The present invention relates to a photolithography process for manufacturing a semiconductor device.
【0002】[0002]
【従来の技術】近年、半導体装置の高性能化、微細化に
伴い、フォトリソ工程で行われるレジストのスピン塗布
による塗布膜厚は高均一性を要求されるようになってき
ている。それというのも、レジストの膜厚バラツキは、
そのままレジストの寸法バラツキ、ひいては素子寸法の
バラツキに直結し、製品の電気特性の変動を引き起こす
ためである。2. Description of the Related Art In recent years, as the performance of semiconductor devices has become higher and more miniaturized, high uniformity has been required in the thickness of a resist film formed by spin coating in a photolithography process. This is because the variation in the thickness of the resist
This is because the dimensional variation of the resist is directly connected to the dimensional variation of the element as it is, and the electrical characteristics of the product are changed.
【0003】さて、従来のレジストのスピン塗布の方法
は、図4の様なものである。図4は、レジスト塗布部分
の平面図である。ここで、レジスト(図示しない)はノ
ズル42を通り吐出口43から吐出され、基板41の中
心へ塗布される。その間、あるいはその後、基板41が
回転することで、遠心力にて拡張され、均一な薄膜とな
る。FIG. 4 shows a conventional spin coating method for a resist. FIG. 4 is a plan view of a resist application portion. Here, the resist (not shown) is discharged from the discharge port 43 through the nozzle 42 and is applied to the center of the substrate 41. During or after that, when the substrate 41 rotates, the substrate 41 is expanded by centrifugal force and becomes a uniform thin film.
【0004】[0004]
【発明が解決しようとする課題】しかしながら、前記従
来のレジストのスピン塗布では、近年要求される膜厚の
均一性を達成できないという問題点を有していた。However, the conventional spin coating of the resist has a problem that the required uniformity of film thickness in recent years cannot be achieved.
【0005】また、近年の微細化、高解像度化、高感度
化の要求に対して、レジストは高価になりつつあるが、
前記従来方法では、思うようにレジストの滴下量を削
減、すなわち製造コストの削減が果たせなかった。無理
に滴下量を削減すれば、レジストの膜むらや塗りむら、
ストリェーションを生むことになる。[0005] In response to recent demands for miniaturization, high resolution, and high sensitivity, resists are becoming expensive.
In the conventional method, the amount of resist dropped, that is, the manufacturing cost, cannot be reduced as desired. By forcibly reducing the amount of dripping, unevenness of the resist film and coating,
It will give rise to striations.
【0006】そこで、本発明は、これら不具合を解決す
るものであり、均一性の高いレジスト膜厚、レジストの
省液を可能とする半導体装置の製造方法の提供を目的と
する。Accordingly, an object of the present invention is to solve these problems, and an object of the present invention is to provide a method of manufacturing a semiconductor device which enables highly uniform resist film thickness and resist solution saving.
【0007】[0007]
【課題を解決するための手段】本発明の請求項1記載の
半導体装置の製造方法は、基板にレジストを塗布し、前
記基板を回転させることにより、前記レジスト膜を形成
する工程を有する半導体装置の製造方法において、前記
レジストの吐出口を複数とすることを特徴とする。According to a first aspect of the present invention, there is provided a method of manufacturing a semiconductor device, comprising the steps of: applying a resist to a substrate; and rotating the substrate to form the resist film. Wherein the plurality of resist discharge ports are provided.
【0008】本発明の請求項2記載の半導体装置の製造
方法は、基板にレジストを塗布し、前記基板を回転させ
ることにより、前記レジスト膜を形成する工程を有する
半導体装置の製造方法において、前記レジストの吐出口
を前記基板の中心の垂線からずらすことを特徴とする。According to a second aspect of the present invention, in the method of manufacturing a semiconductor device, the method further comprises a step of applying a resist to a substrate and rotating the substrate to form the resist film. The discharge port of the resist is shifted from a perpendicular line at the center of the substrate.
【0009】本発明の請求項3記載の半導体装置は、請
求項1記載、あるいは請求項2記載の半導体装置の製造
方法を製造過程に有することを特徴とする。A semiconductor device according to a third aspect of the present invention is characterized in that the method for manufacturing a semiconductor device according to the first or second aspect is provided in a manufacturing process.
【0010】これらの発明によれば、均一性の高いレジ
スト膜厚の形成、レジストの省液を可能にするという効
果を奏する。このため、ひいては電気特性が安定した半
導体装置の提供、あるいは製造コストを削減するという
効果を奏する。According to these inventions, it is possible to form a highly uniform resist film thickness and to save the resist solution. Therefore, there is an effect of providing a semiconductor device having stable electric characteristics and reducing manufacturing costs.
【0011】[0011]
【発明の実施の形態】以下、本発明の実施の形態を図面
に基づいて説明する。Embodiments of the present invention will be described below with reference to the drawings.
【0012】(実施の形態1)図1は、請求項1に基づ
く1実施例を示すもので、レジスト塗布部分の平面図で
ある。ここで、基板11には、レジスト(図示しない)
は2本のノズル12,13を通り、それぞれの吐出口1
4,15から塗布される。一方の吐出口14からは、基
板11のほぼ中心にレジストを塗布し、もう一方の吐出
口15からは、基板11の中心からやや外側へレジスト
を塗布する。ここで、基板11の中心と吐出口15の距
離を、レジストの滴下量や、粘度、排気圧等に合わせて
最適化することでレジスト膜厚の均一性を高められるよ
うになっている。(Embodiment 1) FIG. 1 shows an embodiment based on claim 1, and is a plan view of a resist-coated portion. Here, a resist (not shown) is provided on the substrate 11.
Passes through two nozzles 12 and 13 and each discharge port 1
4, 15 applied. The resist is applied from one ejection port 14 to almost the center of the substrate 11, and the resist is applied to the other ejection port 15 slightly outside from the center of the substrate 11. Here, the uniformity of the resist film thickness can be enhanced by optimizing the distance between the center of the substrate 11 and the discharge port 15 in accordance with the amount of the resist dropped, the viscosity, the exhaust pressure, and the like.
【0013】(実施の形態2)図2も、請求項1に基づ
く1実施例を示すもので、レジスト塗布部分の平面図で
ある。図1と異なる点は、ノズル22が1本であり、こ
のノズル22に複数の吐出口23があるところである。
尚、これら複数の吐出口23の間隔は、レジストの滴下
量や、粘度、排気圧等に合わせ、レジスト膜厚の均一性
が最良になるよう最適化が可能である。(Embodiment 2) FIG. 2 also shows an embodiment based on claim 1, and is a plan view of a resist-coated portion. The difference from FIG. 1 is that there is one nozzle 22 and this nozzle 22 has a plurality of discharge ports 23.
The interval between the plurality of discharge ports 23 can be optimized according to the amount of the resist to be dropped, the viscosity, the exhaust pressure, and the like so that the uniformity of the resist film thickness is best.
【0014】(実施の形態3)図3は、請求項2に基づ
く1実施例を示すもので、レジスト塗布部分の平面図で
ある。ここで、基板31には、レジスト(図示しない)
はノズル32を通り、吐出口33から塗布される。ここ
で、吐出口33は、基板31の中心の垂線からわずかに
ずれている。このずれ量は、レジストの滴下量や、粘
度、排気圧等に合わせ、レジスト膜厚の均一性が最良に
なるよう調整が可能である。(Embodiment 3) FIG. 3 shows an embodiment according to claim 2 and is a plan view of a resist-coated portion. Here, a resist (not shown) is provided on the substrate 31.
Is applied from a discharge port 33 through a nozzle 32. Here, the ejection port 33 is slightly displaced from the perpendicular of the center of the substrate 31. This deviation amount can be adjusted according to the amount of the dropped resist, the viscosity, the exhaust pressure, and the like so that the uniformity of the resist film thickness is optimized.
【0015】ここで、吐出口14、15、23の数は、
2つでなく、3つ以上でも構わない。また、吐出口1
4、15、23、33の形、大きさは問わない。この結
果、いずれの実施形態も、従来方法と比較して、基板1
1、21、31の中心から外側へもレジストが滴下され
るため、少量でも膜むらや塗りむら、ストリェーション
を生むことなく、レジスト膜を形成できる。Here, the number of the discharge ports 14, 15, 23 is as follows.
Instead of two, three or more may be used. Also, discharge port 1
The shapes and sizes of 4, 15, 23 and 33 are not limited. As a result, in each embodiment, the substrate 1
Since the resist is dropped from the centers of 1, 21, and 31 to the outside, the resist film can be formed even with a small amount without causing film unevenness, coating unevenness, and striation.
【0016】[0016]
【発明の効果】以上述べたように、本発明の半導体装置
の製造方法によれば、均一性の高いレジスト膜の形成、
加えてレジストの省液を可能にするという効果がある。
ひいては、電気特性が安定した半導体装置の提供、ある
いは製造コストを削減できる効果を有する。As described above, according to the method of manufacturing a semiconductor device of the present invention, it is possible to form a highly uniform resist film,
In addition, there is an effect that the solution of the resist can be saved.
As a result, there is an effect that a semiconductor device having stable electric characteristics can be provided or manufacturing cost can be reduced.
【図1】本発明の一実施の形態を示すレジスト塗布部分
の平面図。FIG. 1 is a plan view of a resist-coated portion according to an embodiment of the present invention.
【図2】本発明の一実施の形態を示すレジスト塗布部分
の平面図。FIG. 2 is a plan view of a resist-coated portion according to the embodiment of the present invention.
【図3】本発明の一実施の形態を示すレジスト塗布部分
の平面図。FIG. 3 is a plan view of a resist-coated portion according to the embodiment of the present invention.
【図4】従来のレジスト塗布部分の平面図。FIG. 4 is a plan view of a conventional resist coating portion.
11,21,31,41.基板 12,13,22,32,42.ノズル 14,15,23,33,43.吐出口 11, 21, 31, 41. Substrate 12, 13, 22, 32, 42. Nozzles 14, 15, 23, 33, 43. Discharge port
Claims (3)
させることにより、前記レジスト膜を形成する工程を有
する半導体装置の製造方法において、前記レジストの吐
出口を複数とすることを特徴とする半導体装置の製造方
法。1. A method of manufacturing a semiconductor device, comprising: forming a resist film by applying a resist on a substrate and rotating the substrate, wherein a plurality of discharge openings for the resist are provided. A method for manufacturing a semiconductor device.
させることにより、前記レジスト膜を形成する工程を有
する半導体装置の製造方法において、前記レジストの吐
出口を前記基板の中心の垂線からずらすことを特徴とす
る半導体装置の製造方法。2. A method for manufacturing a semiconductor device, comprising: forming a resist film by applying a resist to a substrate and rotating the substrate, wherein a discharge port of the resist is displaced from a perpendicular to a center of the substrate. A method for manufacturing a semiconductor device, comprising:
導体製造装置であって、前記半導体基板にレジストを滴
下するためのノズルを有し、前記ノズルの吐出口が複数
個配置されていることを特徴とする半導体製造装置。3. A semiconductor manufacturing apparatus for applying a resist to a semiconductor substrate, the apparatus comprising a nozzle for dropping the resist on the semiconductor substrate, wherein a plurality of discharge ports of the nozzle are arranged. Characteristic semiconductor manufacturing equipment.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9492898A JPH11297586A (en) | 1998-04-07 | 1998-04-07 | Semiconductor manufacturing apparatus, semiconductor device, and semiconductor device manufacturing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9492898A JPH11297586A (en) | 1998-04-07 | 1998-04-07 | Semiconductor manufacturing apparatus, semiconductor device, and semiconductor device manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH11297586A true JPH11297586A (en) | 1999-10-29 |
Family
ID=14123641
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9492898A Withdrawn JPH11297586A (en) | 1998-04-07 | 1998-04-07 | Semiconductor manufacturing apparatus, semiconductor device, and semiconductor device manufacturing method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH11297586A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006108433A (en) * | 2004-10-06 | 2006-04-20 | Sharp Corp | Manufacturing method of semiconductor device |
WO2008111400A1 (en) * | 2007-03-15 | 2008-09-18 | Tokyo Electron Limited | Method of coating application, coating application apparatus and computer readable storage medium |
-
1998
- 1998-04-07 JP JP9492898A patent/JPH11297586A/en not_active Withdrawn
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006108433A (en) * | 2004-10-06 | 2006-04-20 | Sharp Corp | Manufacturing method of semiconductor device |
WO2008111400A1 (en) * | 2007-03-15 | 2008-09-18 | Tokyo Electron Limited | Method of coating application, coating application apparatus and computer readable storage medium |
US8414972B2 (en) | 2007-03-15 | 2013-04-09 | Tokyo Electron Limited | Coating treatment method, coating treatment apparatus, and computer-readable storage medium |
US8851011B2 (en) | 2007-03-15 | 2014-10-07 | Tokyo Electron Limited | Coating treatment method, coating treatment apparatus, and computer-readable storage medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101351401A (en) | Process of forming a microphone using support member | |
USRE38363E1 (en) | Method of forming trench isolation having polishing step and method of manufacturing semiconductor device | |
JPH11297586A (en) | Semiconductor manufacturing apparatus, semiconductor device, and semiconductor device manufacturing method | |
US5597983A (en) | Process of removing polymers in semiconductor vias | |
JP2000269110A (en) | Development apparatus for resist | |
KR200375036Y1 (en) | Photo resist development apparatus | |
US20060165887A1 (en) | Method of coating photoresist and photoresist layer formed by the same | |
JPH1027792A (en) | Method for manufacturing semiconductor device | |
JPS63258020A (en) | Formation of element isolation pattern | |
JPH02262338A (en) | Manufacture of semiconductor device | |
JPS6347924A (en) | Manufacture of semiconductor device | |
JPH0555371A (en) | Manufacture of semiconductor device | |
KR100282073B1 (en) | Method of manufacturing semiconductor device | |
JP2597424B2 (en) | Method for manufacturing semiconductor device | |
JPH02244721A (en) | Forming method for insulating film of semiconductor device | |
JP2001237198A (en) | Vapor deposition method for forming electrode by lift-off method | |
JPH0497523A (en) | Manufacture of semiconductor device | |
JPS63226931A (en) | Manufacture of semiconductor device | |
KR19990025239A (en) | Method for forming fine contact hole in semiconductor device using heterogeneous film quality | |
KR0131731B1 (en) | Manufacture of semiconductor device | |
JPH0496225A (en) | Manufacture of semiconductor device | |
JPH04171821A (en) | Semiconductor integrated circuit | |
JP2000042474A (en) | Spin coating device | |
JPS596560A (en) | Manufacture of semiconductor device | |
JPH02125614A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040813 |
|
A131 | Notification of reasons for refusal |
Effective date: 20040914 Free format text: JAPANESE INTERMEDIATE CODE: A131 |
|
A761 | Written withdrawal of application |
Effective date: 20041020 Free format text: JAPANESE INTERMEDIATE CODE: A761 |