[go: up one dir, main page]

JPH09252182A - Multilayered printed circuit board - Google Patents

Multilayered printed circuit board

Info

Publication number
JPH09252182A
JPH09252182A JP8574096A JP8574096A JPH09252182A JP H09252182 A JPH09252182 A JP H09252182A JP 8574096 A JP8574096 A JP 8574096A JP 8574096 A JP8574096 A JP 8574096A JP H09252182 A JPH09252182 A JP H09252182A
Authority
JP
Japan
Prior art keywords
circuit pattern
insulating layer
wiring board
printed wiring
insulation layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8574096A
Other languages
Japanese (ja)
Inventor
Yasuaki Seki
保明 関
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Victor Company of Japan Ltd
Original Assignee
Victor Company of Japan Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Victor Company of Japan Ltd filed Critical Victor Company of Japan Ltd
Priority to JP8574096A priority Critical patent/JPH09252182A/en
Publication of JPH09252182A publication Critical patent/JPH09252182A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent a printed circuit board from generating a crack or peeling phenomenon, by controlling deterioration of heat resistance property and reliability of electric insulation property and by remarkably enhancing the physical stability. SOLUTION: In the printed wiring board comprising at least a first circuit pattern 2a formed on an insulated substrate 1, an insulation layer 3 coated on the first circuit pattern 2a and a second circuit pattern formed on the insulation layer 3, the coated insulation layer 3 is formed by dispersing phenoxy resin using the epoxy resin as the main element.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、多層印刷配線板に
関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board.

【0002】[0002]

【従来の技術】一般的に、各種電気製品に用いられる印
刷配線板は、回路の高密度化に伴って回路パターンを多
層化させて、これらの間に絶縁層を介在させた構造の多
層印刷配線板が開発されるに至っている。
2. Description of the Related Art Generally, a printed wiring board used for various electric products has a multi-layer printing structure in which a circuit pattern is multi-layered with an increase in circuit density and an insulating layer is interposed therebetween. Wiring boards have been developed.

【0003】多層印刷配線板はその製造工程上、内層回
路パターンと外層回路パターンとを分離させ絶縁層は、
パターン上に絶縁材を積層する積層法と、溶融絶縁剤を
塗布する所謂ビルドアップ法とにより、無電解めっき、
電解めっきによって形成する回路パターンとなる導体と
絶縁基板とを密着させる役割を担うものである。
In the manufacturing process of a multilayer printed wiring board, the inner layer circuit pattern and the outer layer circuit pattern are separated and the insulating layer is
By a laminating method of laminating an insulating material on a pattern and a so-called build-up method of applying a molten insulating agent, electroless plating,
It plays a role of closely adhering the conductor, which will be a circuit pattern formed by electrolytic plating, and the insulating substrate.

【0004】基板上に形成された内層回路パターン上
に、クラフト紙やガラス繊維等の骨格となる繊維を含む
絶縁材を積層した積層法による多層印刷配線板は、スル
ーホール及び外形形成によるパンチング等の機械加工時
には、加工部分に作用する応力によってクラックが発生
するものの、クラフト紙やガラス繊維等がその成長を阻
止することより、品質上の問題を防いでいる。
A multilayer printed wiring board manufactured by a lamination method, in which an insulating material containing fibers serving as a skeleton such as kraft paper or glass fiber is laminated on an inner layer circuit pattern formed on a substrate, has a through hole and punching due to outer shape formation. Although a crack is generated by the stress acting on the processed part during the machining of, the kraft paper, the glass fiber and the like prevent the growth thereof, thereby preventing the quality problem.

【0005】[0005]

【発明が解決しようとする課題】ところで、多層印刷配
線板を形成する一手法として、形成された内層回路パタ
ーン上に絶縁層を塗布・接着する所謂ビルドアップ法に
あっては、一般に耐熱性樹脂と合成ゴムとの混合物を塗
布して絶縁層を形成するものであるから、上記したクラ
フト紙やガラス繊維等の骨格となる物質がないため、こ
の絶縁層は機械加工によって生じる衝撃に対しては脆
く、クラックや剥離が生じ易く、しかも耐衝撃性付与の
ためのゴム系成分(アクリルゴム、シリコンゴム)は耐
熱性及び絶縁信頼性が低下するばかりでなく、絶縁層が
剥離する場合もあり、品質上で大きな問題点があった。
By the way, as one method for forming a multilayer printed wiring board, in a so-called build-up method of applying and adhering an insulating layer on the formed inner layer circuit pattern, a heat-resistant resin is generally used. Since the insulating layer is formed by applying a mixture of the synthetic rubber and synthetic rubber, there is no substance that forms the skeleton of the above-mentioned kraft paper, glass fiber, etc. It is fragile and easily cracks or peels off, and rubber components (acrylic rubber, silicone rubber) for imparting impact resistance not only lower the heat resistance and insulation reliability but also may peel off the insulating layer. There was a big problem in terms of quality.

【0006】[0006]

【課題を解決するための手段】本発明は上記課題に鑑み
てなされたものであり、絶縁基板上に形成された第1の
回路パターンと、前記第1の回路パターン上に塗布され
た絶縁層と、前記絶縁層上に形成した第2の回路パター
ンとを少なくとも備えた印刷配線板において、前記塗布
される絶縁層はエポキシ、ポリイミド、フェノール樹脂
を少なくとも1つを主成分としてフエノキシ樹脂を分散
させてなる多層印刷配線板を提供するものである。
SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and includes a first circuit pattern formed on an insulating substrate and an insulating layer applied on the first circuit pattern. And at least a second circuit pattern formed on the insulating layer, wherein the applied insulating layer has a phenoxy resin dispersed with at least one of epoxy, polyimide, and phenol resin as a main component. The present invention provides a multi-layer printed wiring board.

【0007】[0007]

【発明の実施の形態】以下に本発明に係わる多層印刷配
線板の一実施例を図1を参照して詳細に説明する。
BEST MODE FOR CARRYING OUT THE INVENTION An embodiment of a multilayer printed wiring board according to the present invention will be described in detail below with reference to FIG.

【0008】図1は本発明に係わる多層印刷配線板のビ
ルドアップ法による製造工程を示すものであり、図1
(A)に示すように、基材となる絶縁基板1の両面に内
層回路パターンとなる導体層2,2を圧着(加熱・加
圧)して形成する。この導体層2は少なくとも絶縁基板
1の一方の面に形成される。この時導体層2,2の圧着
面は微小な凹凸面が形成されているので両者の圧着は良
好に行われる。
FIG. 1 shows a manufacturing process by a build-up method of a multilayer printed wiring board according to the present invention.
As shown in (A), conductor layers 2 and 2 to be inner layer circuit patterns are formed by pressure bonding (heating / pressurizing) on both surfaces of an insulating substrate 1 to be a base material. The conductor layer 2 is formed on at least one surface of the insulating substrate 1. At this time, since the crimped surfaces of the conductor layers 2 and 2 are formed with minute irregularities, the crimping of the both is favorably performed.

【0009】そして、導体層2,2にレジスト膜を形成
し、露光・現像・エッチングすることにより内層回路パ
ターン2aを形成する{図1(B)}。
Then, a resist film is formed on the conductor layers 2 and 2, and the inner layer circuit pattern 2a is formed by exposing, developing and etching {FIG. 1 (B)}.

【0010】そして、図1(C)の工程において絶縁層
3を塗布・形成する。絶縁層3は、エポキシ、ポリイミ
ド、フェノール樹脂等を少なくとも1つ含む耐熱性樹脂
を主成分として、上記従来のようなゴム系成分に代わっ
てフェノキシ樹脂及びその変性物を添加する。
Then, the insulating layer 3 is applied and formed in the step of FIG. The insulating layer 3 contains a heat-resistant resin containing at least one of epoxy, polyimide, phenol resin, etc. as a main component, and a phenoxy resin and its modified product are added in place of the conventional rubber-based component.

【0011】フェノキシ樹脂及びその変性物は、樹脂中
に海島上の分布を生じる。これは後述する粗面化工程で
用いられるクロム酸、過マンガン酸等の酸化剤に対して
可溶であることから、絶縁層表面にフェノキシ樹脂及び
その変性物が溶解したことによるアンカーを含む粗面化
が形成される。また、フェノキシ樹脂及びその変性物は
可撓性を高める働きを有し、ゴム成分同様に機械的衝撃
及び機械的・熱応力を緩和させることが可能となる。ま
た、フェノキシ樹脂は熱可塑性であるが高分子量であ
り、ガラス転移点がゴム系エラストマーより30℃以上
高く、絶縁層としての耐熱性が向上する。また更に、フ
ェノキシ樹脂及びその変性物は、硬質エポキシ樹脂に類
似した性質を有しており、電気的信頼性の向上に寄与す
る。
The phenoxy resin and its modified products give a sea-island distribution in the resin. Since it is soluble in oxidizers such as chromic acid and permanganate used in the surface roughening process described later, it is a rough solution containing anchors resulting from the dissolution of the phenoxy resin and its modified products on the surface of the insulating layer. A surface is formed. Further, the phenoxy resin and its modified product have a function of enhancing flexibility, and can relax mechanical impact and mechanical / thermal stress like the rubber component. Further, the phenoxy resin is a thermoplastic but has a high molecular weight, has a glass transition point higher than that of a rubber-based elastomer by 30 ° C. or more, and improves heat resistance as an insulating layer. Furthermore, the phenoxy resin and its modified products have properties similar to those of the hard epoxy resin, and contribute to the improvement of electrical reliability.

【0012】本実施例における絶縁層3の組成として
は、 ビスフェノールA型エポキシ樹脂(油化シェル製:E−1001) 100 重量部 フェノールノボラック型エポキシ樹脂(油化シェル製:E−154 ) 30 重量部 フェノキシ樹脂 10 重量部 イミダゾール硬化剤(四国化成製:2P4MHZ) 20 重量部 硫酸バリウム 5 重量部 炭酸カルシウム(10μm以下の粒子) 20 重量部 よりなる。
As the composition of the insulating layer 3 in this embodiment, 100 parts by weight of bisphenol A type epoxy resin (made by Yuka Shell: E-1001) 30 parts by weight of phenol novolac type epoxy resin (made by Yuka Shell: E-154) 30 parts by weight Parts Phenoxy resin 10 parts by weight Imidazole curing agent (2P4MHZ manufactured by Shikoku Kasei) 20 parts by weight Barium sulfate 5 parts by weight Calcium carbonate (particles of 10 μm or less) 20 parts by weight.

【0013】そして、図1(D)の工程にてスルーホー
ル4がドリル加工などの機械加工によって形成される
が、この加工時上記したフェノキシ樹脂及びその変性物
の機械的・熱応力を緩和させる作用により、絶縁層の物
理的強度を大幅に高めることができ、クラックや剥離現
象を回避し得る。
In the step of FIG. 1D, the through holes 4 are formed by mechanical processing such as drilling. During this processing, the mechanical and thermal stress of the above-mentioned phenoxy resin and its modified material is relaxed. By the action, the physical strength of the insulating layer can be significantly increased, and cracks and peeling phenomena can be avoided.

【0014】[0014]

【表1】 [Table 1]

【0015】<表1>は従来のゴムを混入した絶縁層
(合成ゴムとしてCarboxy terminatedbutadiene acrylo
nitrile copolymer)と本発明実施例における絶縁層と
の層間絶縁抵抗を比較して示したものであり、フェノキ
シ樹脂を分散させたものは従来に比べて1桁の差が生じ
ている。
Table 1 shows the conventional insulating layer mixed with rubber (Carboxy terminated butadiene acrylo as synthetic rubber).
nitrile copolymer) and the insulating layer in the example of the present invention are compared and shown, and the one in which the phenoxy resin is dispersed has a difference of one digit from the conventional one.

【0016】しかる後、過マンガン酸処理液によって粗
面化処理して絶縁層3の表面を5μm程度に粗面化した
後、図1(E)のようにめっきによって外層回路パター
ンとなる外層導体5が形成される。
After that, the surface of the insulating layer 3 is roughened by a permanganate treatment solution to roughen the surface of the insulating layer 3 to about 5 μm, and then an outer layer conductor which becomes an outer layer circuit pattern is formed by plating as shown in FIG. 1 (E). 5 is formed.

【0017】そして、図1(F)の工程にて上記した工
程と同様にしてこの導体層5,5にレジスト膜を形成
し、露光・現像することにより外層回路パターン5a,
5a及びスルーホール導体5bを形成して最終的に多層
に形成された多層印刷配線板を得る。
Then, in the step of FIG. 1F, a resist film is formed on the conductor layers 5 and 5 in the same manner as the above-mentioned step, and exposed and developed to form the outer layer circuit pattern 5a,
5a and the through-hole conductor 5b are formed to finally obtain a multilayer printed wiring board formed in multiple layers.

【0018】[0018]

【発明の効果】以上詳述した本発明に係わる多層印刷配
線板によると、回路パターン間に塗布形成される絶縁層
は、フェノキシ樹脂及びその変性物を分散させることに
より、その物理的強度を大幅に高めることができ、クラ
ックや剥離現象を回避し得る等効果がある。
According to the multilayer printed wiring board according to the present invention described in detail above, the insulating layer formed by coating between circuit patterns has a physical strength significantly increased by dispersing the phenoxy resin and its modified product. The effect is that it can be increased, and cracks and peeling phenomena can be avoided.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の多層印刷配線板の一実施例を示す製造
工程図である。
FIG. 1 is a manufacturing process diagram showing an embodiment of a multilayer printed wiring board according to the present invention.

【符号の説明】[Explanation of symbols]

1…絶縁基板、2a…内層回路パターン、3…絶縁層、
4…スルーホール、5a…外層回路パターン。
1 ... Insulating substrate, 2a ... Inner layer circuit pattern, 3 ... Insulating layer,
4 ... Through hole, 5a ... Outer layer circuit pattern.

【手続補正書】[Procedure amendment]

【提出日】平成8年7月9日[Submission date] July 9, 1996

【手続補正1】[Procedure amendment 1]

【補正対象書類名】明細書[Document name to be amended] Statement

【補正対象項目名】発明の名称[Correction target item name] Name of invention

【補正方法】変更[Correction method] Change

【補正内容】[Correction contents]

【発明の名称】 多層印刷配線板Title of invention Multilayer printed wiring board

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】絶縁基板上に形成された第1の回路パター
ンと、前記第1の回路パターン上に塗布された絶縁層
と、前記絶縁層上に形成した第2の回路パターンとを少
なくとも備えた印刷配線板において、前記塗布される絶
縁層はエポキシ、ポリイミド、フェノール樹脂を少なく
とも1つを主成分としてフエノキシ樹脂を分散させてな
る多層印刷配線板。
1. At least a first circuit pattern formed on an insulating substrate, an insulating layer applied on the first circuit pattern, and a second circuit pattern formed on the insulating layer. In the printed wiring board described above, the applied insulating layer is a multilayer printed wiring board in which a phenoxy resin is dispersed with at least one of epoxy, polyimide, and phenol resin as a main component.
JP8574096A 1996-03-14 1996-03-14 Multilayered printed circuit board Pending JPH09252182A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8574096A JPH09252182A (en) 1996-03-14 1996-03-14 Multilayered printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8574096A JPH09252182A (en) 1996-03-14 1996-03-14 Multilayered printed circuit board

Publications (1)

Publication Number Publication Date
JPH09252182A true JPH09252182A (en) 1997-09-22

Family

ID=13867249

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8574096A Pending JPH09252182A (en) 1996-03-14 1996-03-14 Multilayered printed circuit board

Country Status (1)

Country Link
JP (1) JPH09252182A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002217547A (en) * 2001-01-16 2002-08-02 Ibiden Co Ltd Method for manufacturing resin film and multilayer printed wiring board
US7491897B2 (en) 2002-09-30 2009-02-17 Fujitsu Ten Limited Electronic equipment provided with wiring board into which press-fit terminals are press-fitted

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002217547A (en) * 2001-01-16 2002-08-02 Ibiden Co Ltd Method for manufacturing resin film and multilayer printed wiring board
US7491897B2 (en) 2002-09-30 2009-02-17 Fujitsu Ten Limited Electronic equipment provided with wiring board into which press-fit terminals are press-fitted

Similar Documents

Publication Publication Date Title
EP0351034B1 (en) Process and film for producing printed wiring boards
US6799369B2 (en) Printed circuit board and method for producing the same
JP2001196743A (en) Method for manufacturing multilayer printed wiring substrate using adhesive film
JP2937933B2 (en) Manufacturing method of multilayer printed wiring board
JP3654982B2 (en) Manufacturing method of multilayer printed wiring board
JP2000077850A (en) Multilayer wiring board and method of manufacturing the same
JP2001352171A (en) Adhesive sheet, circuit board using the adhesive sheet, and method of manufacturing the same
JPH09252182A (en) Multilayered printed circuit board
JP2579960B2 (en) Manufacturing method of multilayer printed wiring board
JPH0774466A (en) Manufacture of printed wiring board
JPH06350258A (en) Production of printed wiring board
JPH0258885A (en) Copper clad insulating film for printed wiring board
JPH09181452A (en) Multilayer printed wiring board manufacturing method
JPH10117068A (en) Conductive sheet and method for manufacturing multilayer printed wiring board using the conductive sheet
JP2000049440A (en) Manufacture of printed wiring multilayer board
JPH08148836A (en) Multilayered flexrigid wiring board
JPH09260849A (en) Inner layer circuit board manufacturing method and multilayered printed wiring board manufacturing method
JP3474911B2 (en) Material for printed wiring board, printed wiring board and method for manufacturing the same
JPH0795626B2 (en) Method for manufacturing multilayer printed circuit board with metal plate
JPH07142863A (en) Multilayer printed wiring board and manufacturing method thereof
JPS59208897A (en) Method of producing multilayer printed circuit board
JP5108255B2 (en) Method for manufacturing printed wiring board
JPH09283923A (en) Manufacture of multilayer printed-wiring board
JPH09260839A (en) Multilayered printed wiring board manufacturing method
JP2572108B2 (en) Multilayer wiring board