JPH06265936A - Liquid crystal display device - Google Patents
Liquid crystal display deviceInfo
- Publication number
- JPH06265936A JPH06265936A JP5220693A JP5220693A JPH06265936A JP H06265936 A JPH06265936 A JP H06265936A JP 5220693 A JP5220693 A JP 5220693A JP 5220693 A JP5220693 A JP 5220693A JP H06265936 A JPH06265936 A JP H06265936A
- Authority
- JP
- Japan
- Prior art keywords
- insulating film
- layer
- gate
- gate insulating
- tantalum
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Liquid Crystal (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は液晶表示装置に関する。
さらに詳しくは、各画素をスイッチングする薄膜トラン
ジスタ(以下、TFTという)のゲート絶縁膜や画素電
極の電圧保持用の補助容量の誘電体となる絶縁膜が、2
種類以上の金属酸化物膜の積層体からなる液晶表示装置
に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a liquid crystal display device.
More specifically, a gate insulating film of a thin film transistor (hereinafter, referred to as a TFT) that switches each pixel and an insulating film serving as a dielectric of an auxiliary capacitor for holding a voltage of a pixel electrode are 2
The present invention relates to a liquid crystal display device including a laminate of metal oxide films of at least one kind.
【0002】[0002]
【従来の技術】液晶表示装置は、2枚の透明基板が互い
に平行となるように一定間隙で接着され、2枚の透明基
板の間隙には液晶層が挟持されてなるものである。2. Description of the Related Art In a liquid crystal display device, two transparent substrates are adhered to each other at a constant gap so that they are parallel to each other, and a liquid crystal layer is sandwiched between the two transparent substrates.
【0003】2枚の透明基板の対向する面上には画素電
極がマトリックス状に設けられ、一方の透明基板上には
さらに図3に示すように、画素電極1をスイッチングす
るTFT2、画素電極1に印加された電圧を保持するた
めの補助容量(以下、キャパシタという)3などが設け
られている。Pixel electrodes are provided in a matrix on opposite surfaces of two transparent substrates, and a TFT 2 for switching the pixel electrode 1 and a pixel electrode 1 are further provided on one transparent substrate as shown in FIG. An auxiliary capacitance (hereinafter, referred to as a capacitor) 3 for holding the voltage applied to is provided.
【0004】このうちTFT2においては、ガラスなど
の透明な絶縁基板4上にゲート電極5、第1のゲート絶
縁膜6aと第2のゲート絶縁膜6bとの2層構造からな
るゲート絶縁膜6、機能層となるアモルファスシリコン
やポリシリコンなどからなる半導体層7が順次積層され
て形成されている。また半導体層7上には一定間隙をお
いてp+ 型またはn+ 形の導電形の不純物を含むアモル
ファスシリコン、ポリシリコンなどの半導体層からなる
同じ導電形のソース領域8aとドレイン領域8bとが形
成され、これらの領域上にはそれぞれアルミニウムなど
からなるソース電極9aとドレイン電極9bとが設けら
れている。なお10は保護膜である。Of these, in the TFT 2, a gate insulating film 6 having a two-layer structure of a gate electrode 5, a first gate insulating film 6a and a second gate insulating film 6b is provided on a transparent insulating substrate 4 such as glass. A semiconductor layer 7 made of amorphous silicon, polysilicon, or the like, which serves as a functional layer, is sequentially formed and formed. The amorphous silicon on the semiconductor layer 7 including the p + -type or n + -type conductivity type impurity with a predetermined gap, and a source region 8a and drain region 8b of the same conductivity type made of a semiconductor layer such as polysilicon A source electrode 9a and a drain electrode 9b made of aluminum or the like are provided on these regions respectively. In addition, 10 is a protective film.
【0005】また、キャパシタ3は、下部電極11、誘電
体となる第1の絶縁膜12aと第2の絶縁膜12bとの2層
構造からなる絶縁膜12、上部電極13が順次積層されて形
成されている。上部電極13は、たとえばITO、酸化ス
ズ、酸化インジウムなどからなる透明導電膜によって表
示画面となる画素電極1と一体となって形成されてい
る。Further, the capacitor 3 is formed by sequentially laminating a lower electrode 11, an insulating film 12 having a two-layer structure of a first insulating film 12a and a second insulating film 12b which are dielectrics, and an upper electrode 13. Has been done. The upper electrode 13 is formed integrally with the pixel electrode 1 serving as a display screen by a transparent conductive film made of, for example, ITO, tin oxide, indium oxide or the like.
【0006】前述のように、TFT2のゲート絶縁膜6
やキャパシタ3の絶縁膜12は、最近、信頼性向上や歩留
り向上の観点から2層構造で形成され、そのうちの一方
は電極膜の陽極酸化によりえられる金属酸化膜が使用さ
れている。このばあい、ゲート電極5や下部電極11に
は、アルミニウムまたはタルタルなどの一層で形成され
ているため、第1のゲート絶縁膜6aや第1の絶縁膜12
aは、それぞれゲート電極5や下部電極11がたとえば陽
極酸化されることによって形成される酸化アルミニウム
(Al2 O3 )または五酸化タルタル(Ta2 O5 )な
どからなっている。さらに第2のゲート絶縁膜6bや第
2の絶縁膜12bは、たとえばプラズマCVD法などによ
り、たとえばチッ化ケイ素などから形成されている。As described above, the gate insulating film 6 of the TFT 2
Recently, the insulating film 12 of the capacitor 3 is formed in a two-layer structure from the viewpoint of improving reliability and yield, and one of them is a metal oxide film obtained by anodic oxidation of an electrode film. In this case, since the gate electrode 5 and the lower electrode 11 are formed of a single layer such as aluminum or tartar, the first gate insulating film 6a and the first insulating film 12 are formed.
Each a is made of aluminum oxide (Al 2 O 3 ) or tantalum pentoxide (Ta 2 O 5 ) formed by, for example, anodizing the gate electrode 5 and the lower electrode 11. Further, the second gate insulating film 6b and the second insulating film 12b are formed of, for example, silicon nitride by a plasma CVD method or the like.
【0007】前述の陽極酸化は溶液中で行うため、たと
えばプラズマCVD法などの乾式の薄膜形成プロセスに
みられる不純物であるパーティクルによる成膜時の欠陥
の発生を抑制できる。したがってTFT2のゲート絶縁
膜6および/またはキャパシタ3の誘電体となる絶縁膜
12を前述のように、たとえばチッ化ケイ素膜と金属酸化
膜との2層構造とすることにより、絶縁膜での短絡を防
止でき歩留りの向上を図ることができる。Since the above-mentioned anodic oxidation is performed in a solution, it is possible to suppress the occurrence of defects during film formation due to particles which are impurities found in a dry thin film forming process such as a plasma CVD method. Therefore, an insulating film that becomes the gate insulating film 6 of the TFT 2 and / or the dielectric of the capacitor 3
As described above, when 12 has a two-layer structure of, for example, a silicon nitride film and a metal oxide film, a short circuit in the insulating film can be prevented and the yield can be improved.
【0008】なお陽極酸化によって形成された金属酸化
膜が緻密な膜に成膜され、耐電圧が高く、長期間使用後
も膜質劣化が少ないという条件を満たすためには、陽極
酸化される母体金属の種類が限定され、現在では前述の
ように一般的にタンタル(タンタルの合金を含む)やア
ルミニウム(アルミニウムの合金を含む)が用いられて
いる。In order to satisfy the conditions that the metal oxide film formed by anodic oxidation is a dense film and has a high withstand voltage and little deterioration in film quality even after long-term use, the base metal to be anodized is used. Is limited, and as described above, tantalum (including an alloy of tantalum) or aluminum (including an alloy of aluminum) is generally used.
【0009】[0009]
【発明が解決しようとする課題】液晶表示装置を構成す
る、たとえばTFT2においては、ゲート電極5は、製
造工程の簡素化の都合上、ゲート信号配線も兼ねており
ゲートパルスの伝播時間の短縮のためには比抵抗が小さ
い材料が用いられることが好ましい。これは、液晶表示
パネルが大画面化されるにしたがって信号配線が長くな
り、また画素が高精画化されるにしたがって信号配線が
細くなるので、ますます必要となる。この見地からする
とゲート電極5となる金属としては、タンタルよりも比
抵抗の小さいアルミニウムを用いる方が好ましい。ちな
みに比抵抗はアルミニウムでは約4Ω・cm、タンタルで
は約25Ω・cmである。In the TFT 2 which constitutes the liquid crystal display device, for example, the gate electrode 5 also serves as the gate signal wiring for the sake of simplifying the manufacturing process, so that the propagation time of the gate pulse can be shortened. Therefore, it is preferable to use a material having a small specific resistance. This is more and more necessary because the signal wiring becomes longer as the screen size of the liquid crystal display panel becomes larger and the signal wiring becomes thinner as the pixel becomes finer. From this point of view, it is preferable to use aluminum, which has a smaller specific resistance than tantalum, as the metal forming the gate electrode 5. By the way, the specific resistance is about 4 Ω · cm for aluminum and about 25 Ω · cm for tantalum.
【0010】一方、MOSトランジスタであるTFT2
においては、ゲート絶縁膜6は、ゲート電極5と半導体
層7とから構成されるキャパシタの誘電体として機能す
るので、ゲート電極5の表面が陽極酸化されることによ
って形成される第1のゲート絶縁膜6aは、酸化アルミ
ニウムよりも比誘電率が高い五酸化タンタルが用いられ
る方が好ましい。この見地からするとゲート電極5に
は、タンタルを用いる方がTFTを小型化して液晶表示
装置の開口率を向上させるのに好ましい。ちなみに比誘
電率はAl2 O3 は約9.2 、Ta2 O5 は約25、SiN
x は約6.7 である。On the other hand, TFT2 which is a MOS transistor
In the above, since the gate insulating film 6 functions as the dielectric of the capacitor composed of the gate electrode 5 and the semiconductor layer 7, the first gate insulating film formed by anodizing the surface of the gate electrode 5 is used. The film 6a is preferably made of tantalum pentoxide, which has a higher relative dielectric constant than aluminum oxide. From this point of view, it is preferable to use tantalum for the gate electrode 5 in order to downsize the TFT and improve the aperture ratio of the liquid crystal display device. By the way, the dielectric constant of Al 2 O 3 is about 9.2, Ta 2 O 5 is about 25, and SiN
x is about 6.7.
【0011】しかし従来のTFTでは、ゲート電極5が
タンタルまたはアルミニウムのどちらかの単一金属から
なるため、電極の比抵抗が小さく、かつ誘電体の比誘電
率も大きいというTFTはえられないという問題があ
る。However, in the conventional TFT, since the gate electrode 5 is made of a single metal of either tantalum or aluminum, a TFT having a low specific resistance of the electrode and a high relative dielectric constant of the dielectric cannot be obtained. There's a problem.
【0012】また、アルミニウムなどの軽金属とタンタ
ルなどの重金属とは、格子定数の違いにより一般的に合
金化しにくい。一方、ゲート電極5をタンタルで形成
し、ゲート信号配線をアルミニウムで形成することは可
能であるが、このばあい製造段階でリソグラフィ工程数
が増え歩留りが低下したり製造コストが上昇するという
問題がある。Further, light metals such as aluminum and heavy metals such as tantalum are generally difficult to alloy due to the difference in lattice constant. On the other hand, it is possible to form the gate electrode 5 with tantalum and the gate signal wiring with aluminum, but in this case, there is a problem that the number of lithography processes increases in the manufacturing stage, the yield decreases, and the manufacturing cost increases. is there.
【0013】なお前述のキャパシタ3の下部電極11と第
1の絶縁膜12aにおいてもTFTと同様の問題がある。The lower electrode 11 of the capacitor 3 and the first insulating film 12a have the same problem as the TFT.
【0014】本発明はかかる問題を解決するためになさ
れたものであり、電極の比抵抗が小さく、かつ、誘電体
として機能する絶縁膜の比誘電率が大きいTFTやキャ
パシタをうると共に、これらの素子が用いられた高特性
の液晶表示装置を提供することを目的とする。The present invention has been made in order to solve such a problem, and it is possible to obtain a TFT or a capacitor in which the specific resistance of the electrode is small and the relative dielectric constant of the insulating film functioning as a dielectric is large, and An object of the present invention is to provide a high-performance liquid crystal display device using an element.
【0015】[0015]
【課題を解決するための手段】本発明による液晶表示装
置は、各画素ごとにスイッチング用薄膜トランジスタと
補助容量とを有するアクティブマトリックス形液晶表示
装置であって、前記薄膜トランジスタのゲート絶縁膜お
よび/または前記補助容量の絶縁膜の少なくとも一部が
2種類以上の金属膜の酸化物からなるものである。A liquid crystal display device according to the present invention is an active matrix type liquid crystal display device having a switching thin film transistor and an auxiliary capacitor for each pixel, the gate insulating film of the thin film transistor and / or the above At least a part of the insulating film of the auxiliary capacitance is made of an oxide of two or more kinds of metal films.
【0016】また本発明によるキャパシタは、絶縁膜が
電極で挟持されるキャパシタであって、前記電極の少な
くとも一方が2種類以上の金属膜の積層体の一部からな
り、前記絶縁膜の少なくとも一部は前記積層体の少なく
とも2種類の金属膜の酸化物からなるものである。Further, the capacitor according to the present invention is a capacitor in which an insulating film is sandwiched between electrodes, and at least one of the electrodes is formed of a part of a laminate of two or more kinds of metal films, and at least one of the insulating films is formed. The part is made of an oxide of at least two kinds of metal films of the laminate.
【0017】さらに、本発明によるTFTは、絶縁基板
上にゲート電極、ゲート絶縁膜および半導体層が順次積
層されてなる薄膜トランジスタであって、前記ゲート絶
縁膜の少なくとも前記ゲート電極側は2種類以上の金属
膜の酸化物からなるものである。Further, the TFT according to the present invention is a thin film transistor in which a gate electrode, a gate insulating film, and a semiconductor layer are sequentially laminated on an insulating substrate, and at least two kinds of the gate insulating film are provided on the gate electrode side. It is composed of an oxide of a metal film.
【0018】[0018]
【作用】本発明によれば、TFTのゲート電極および/
またはキャパシタの下部電極が2種類以上の金属薄膜の
積層体からなるので、異なった金属の長所を兼ね備える
ことができ、電極の比抵抗を小さくすることができる。According to the present invention, the gate electrode of the TFT and /
Alternatively, since the lower electrode of the capacitor is made of a laminated body of two or more kinds of metal thin films, the advantages of different metals can be combined and the specific resistance of the electrode can be reduced.
【0019】またゲート絶縁膜および/またはキャパシ
タの誘電体となる絶縁膜が、前記積層体が酸化されて形
成されているため、異なった金属酸化物の長所を兼ね備
えることができ、比誘電率が大きく、かつ、ピンホール
がなく絶縁性のよい絶縁膜を形成することができる。Further, since the gate insulating film and / or the insulating film serving as the dielectric of the capacitor is formed by oxidizing the laminated body, it is possible to combine the advantages of different metal oxides, and the relative permittivity is increased. It is possible to form an insulating film that is large and has no pinholes and good insulation.
【0020】さらにゲート絶縁膜および/またはキャパ
シタの誘電体となる絶縁膜は、前記金属薄膜が数十〜数
百Å単位で積層されているので、均一に酸化され、か
つ、安定した積層酸化膜となる。Further, the gate insulating film and / or the insulating film serving as the dielectric of the capacitor, the metal thin films are laminated in units of several tens to several hundreds of Å, so that they are uniformly oxidized and are stable laminated oxide films. Becomes
【0021】[0021]
【実施例】つぎに図面を参照しながら本発明について説
明する。The present invention will be described below with reference to the drawings.
【0022】図1は本発明のTFTのゲート絶縁膜の一
実施例の要部拡大図、図2は図1に示されたゲート絶縁
膜の製造工程の説明図、図3は液晶表示装置の一方の透
明基板にTFTとキャパシタとが形成された状態の断面
説明図である。FIG. 1 is an enlarged view of an essential part of an embodiment of the gate insulating film of the TFT of the present invention, FIG. 2 is an explanatory view of the manufacturing process of the gate insulating film shown in FIG. 1, and FIG. 3 is a liquid crystal display device. FIG. 6 is a cross-sectional explanatory view showing a state where a TFT and a capacitor are formed on one transparent substrate.
【0023】本発明の液晶表示装置は、図3に示すよう
に、一方の透明基板4上にTFT2、画素電極1、補助
容量のキャパシタ3が形成され、さらに配向膜(図示さ
れていない)が設けられたのち、同様に電極膜、配向膜
などが設けられた他方の透明基板(図示されていない)
と一定間隙で接着され、液晶材料(図示されていない)
がその間隙に充填されて形成されている。In the liquid crystal display device of the present invention, as shown in FIG. 3, a TFT 2, a pixel electrode 1 and a capacitor 3 for auxiliary capacitance are formed on one transparent substrate 4, and an alignment film (not shown) is further provided. After being provided, the other transparent substrate (not shown) is also provided with an electrode film, an alignment film and the like.
Liquid crystal material (not shown) glued at a constant gap with
Are formed by filling the gaps.
【0024】本発明ではTFT2のゲート電極5および
ゲート絶縁膜6a部分とキャパシタ3の電極11と絶縁膜
12a部分に特徴があり、絶縁膜の構造についてまず説明
する。In the present invention, the gate electrode 5 and the gate insulating film 6a portion of the TFT 2, the electrode 11 of the capacitor 3 and the insulating film are formed.
The 12a portion is characteristic, and the structure of the insulating film will be described first.
【0025】図1に示されるように、たとえばTFTの
ばあいゲート電極5は、ガラスなどの透明な絶縁基板4
上に厚さが約50〜500 Åのタンタル層51とアルミニウム
層52とが交互に積層され、約500 〜5000Åの厚さに形成
されてなり、第1のゲート絶縁膜6aは、ゲート電極5
の表面から約300 〜3000Åの範囲のタンタル層51とアル
ミニウム層52とが陽極酸化されることにより形成され
る、五酸化タンタル(Ta2 O5 )層61と酸化アルミニ
ウム(Al2 O3 )層62との積層体からなっている。ま
た第1のゲート絶縁膜6a上には、たとえばチッ化ケイ
素などからなる厚さが約1500〜3000Åの第2のゲート絶
縁膜6b(図1では2点鎖線で示されている)が設けら
れている。なお図1においては、便宜上6層からなる積
層体が示されているが、実施例においても本発明におい
ても、積層の数は6層には限定されない。As shown in FIG. 1, for example, in the case of TFT, the gate electrode 5 is a transparent insulating substrate 4 such as glass.
The tantalum layer 51 and the aluminum layer 52 having a thickness of about 50 to 500 Å are alternately laminated on the upper surface to form a thickness of about 500 to 5000 Å.
Tantalum pentoxide (Ta 2 O 5 ) layer 61 and aluminum oxide (Al 2 O 3 ) layer formed by anodizing the tantalum layer 51 and the aluminum layer 52 in the range of about 300 to 3000 Å from the surface of It consists of a laminate with 62. A second gate insulating film 6b (shown by a chain double-dashed line in FIG. 1) made of, for example, silicon nitride and having a thickness of about 1500 to 3000Å is provided on the first gate insulating film 6a. ing. In addition, in FIG. 1, a laminated body including six layers is shown for convenience, but the number of laminated layers is not limited to six layers in the embodiment and the present invention.
【0026】タンタルとアルミニウムなど、酸化レート
や特性の異なる材料を重ねて酸化法による絶縁膜を形成
しようとしても、酸化レートの大きい金属(たとえばア
ルミニウム)は内部まで酸化が進み、酸化レートの小さ
い金属(たとえばタンタル)は酸化が進まず、均一な絶
縁膜がえられない。しかし、各金属膜を50〜500 Å程度
の薄い金属膜の積層体にすることにより、酸化レートの
小さい金属も上下の酸化レートの大きい金属から酸化を
促進され、均一な酸化膜がえられることを見出したもの
である。Even if an insulating film is formed by an oxidation method by stacking materials having different oxidation rates and characteristics such as tantalum and aluminum, a metal having a high oxidation rate (for example, aluminum) is oxidized to the inside and a metal having a low oxidation rate is used. Oxidation of (for example, tantalum) does not proceed, and a uniform insulating film cannot be obtained. However, by forming a stack of thin metal films of about 50 to 500 Å for each metal film, even a metal with a low oxidation rate is promoted to oxidize from a metal with a high oxidation rate above and below, and a uniform oxide film can be obtained. Is found.
【0027】つぎに図2を参照しながら本発明の絶縁膜
の製造工程について、TFTのゲート絶縁膜を例にとっ
て説明する。Next, the manufacturing process of the insulating film of the present invention will be described with reference to FIG. 2 by taking the gate insulating film of the TFT as an example.
【0028】まず図2(a)に示すように、ガラスなど
の絶縁基板4上に、異種の金属の薄膜をスパッタ法や真
空蒸着法などにより順次積層したのち、エッチングを施
しパターニングすることによりゲート電極5を形成す
る。具体的には、スパッタ法により50〜500 Åの均一な
厚さのタンタル層51アルミニウム層52とを交互に約2〜
10層積み重ねたのち、塩素とフッ素とを適当な比率で混
合してタンタル層51とアルミニウム層52のエッチングレ
ートを1に調整した混合ガスを用いて、RIE法により
ゲート電極5を形成した。First, as shown in FIG. 2 (a), thin films of different kinds of metals are sequentially laminated on an insulating substrate 4 such as glass by a sputtering method or a vacuum evaporation method, and then etched and patterned to form a gate. The electrode 5 is formed. Specifically, the tantalum layer 51 and the aluminum layer 52 having a uniform thickness of 50 to 500 Å are alternately formed by the sputtering method for about 2 to 2
After 10 layers were stacked, the gate electrode 5 was formed by the RIE method using a mixed gas in which chlorine and fluorine were mixed at an appropriate ratio to adjust the etching rate of the tantalum layer 51 and the aluminum layer 52 to 1.
【0029】つぎに図2(b)に示すように、ゲート電
極5の表面を陽極酸化し、表面に第1のゲート絶縁膜6
aを形成する。具体的には温度が約20〜100 ℃、濃度が
約2〜10重量%の酒石酸とアンモニアとエチレングリコ
ールなどの混合溶液中で、ゲート電極5を陽極とし、白
金またはパラジウムを陰極として両極間に電圧を印加し
た。この際、陽極酸化が適切な速度で行われるように、
電流値と電圧値とを細かく制御し、ゲート電極5の表面
から約300 〜3000Åの範囲まで酸化し、五酸化タンタル
層61と酸化アルミニウム層62との積層からなる第1のゲ
ート絶縁膜6aを形成した。タンタル層51はアルミニウ
ム層52と比較して酸化されにくいのであるが、アルミニ
ウム層52とタンタル層51とは前述のように、約50〜500
Åの厚さで交互に積層されているので、タンタル層51で
は活性酸素がゲート電極5の表面や側面からだけでなく
上下に隣接するアルミニウム層52からも浸透する。その
結果、見かけ上タンタル層51とアルミニウム層52とは同
じ酸化速度で酸化されることとなる。そして陽極酸化の
のち、たとえば約200 〜350 ℃の空気雰囲気中で約1時
間のアニール処理を行うことにより、緻密な第1のゲー
ト絶縁膜6aがえられる。Next, as shown in FIG. 2B, the surface of the gate electrode 5 is anodized, and the first gate insulating film 6 is formed on the surface.
a is formed. Specifically, in a mixed solution of tartaric acid, ammonia, and ethylene glycol having a temperature of about 20 to 100 ° C and a concentration of about 2 to 10% by weight, the gate electrode 5 is used as an anode, and platinum or palladium is used as a cathode between both electrodes. A voltage was applied. At this time, so that anodization is performed at an appropriate speed,
The current value and the voltage value are finely controlled, the surface of the gate electrode 5 is oxidized to a range of about 300 to 3000 Å, and the first gate insulating film 6a made of a stack of a tantalum pentoxide layer 61 and an aluminum oxide layer 62 is formed. Formed. Although the tantalum layer 51 is less likely to be oxidized than the aluminum layer 52, the aluminum layer 52 and the tantalum layer 51 are about 50 to 500 as described above.
Since the layers are alternately laminated with a thickness of Å, in the tantalum layer 51, active oxygen permeates not only from the surface and side surfaces of the gate electrode 5 but also from the vertically adjacent aluminum layers 52. As a result, the tantalum layer 51 and the aluminum layer 52 are apparently oxidized at the same oxidation rate. After the anodic oxidation, a dense first gate insulating film 6a is obtained by performing an annealing treatment for about 1 hour in an air atmosphere of about 200 to 350 ° C., for example.
【0030】一方、アルミニウム層52とタンタル層51と
からなる積層体の各層の厚さが約500 Åを超えると、こ
のアルミニウム層52からタンタル層51への活性酸素の浸
透が、タンタル層51の厚さの中心にまで達するのに時間
を必要とするようになるため、ゲート電極5の酸化状態
が一様ではなくなり、膜質が均一である第1のゲート絶
縁膜6aがえられなくなる。On the other hand, when the thickness of each layer of the laminated body composed of the aluminum layer 52 and the tantalum layer 51 exceeds about 500 Å, the permeation of active oxygen from the aluminum layer 52 into the tantalum layer 51 causes the tantalum layer 51 to penetrate. Since it takes time to reach the center of the thickness, the oxidized state of the gate electrode 5 is not uniform, and the first gate insulating film 6a having a uniform film quality cannot be obtained.
【0031】なお、約400 〜500 ℃まで昇温可能なばあ
いには前述の湿式の陽極酸化の代わりにプラズマアシス
トによる乾式の陽極酸化を用いることができる。そして
陽極酸化ののち、たとえば温度約450 ℃の水素雰囲気中
で約40分間アニール処理する。これによって第1のゲー
ト絶縁膜6aやゲート電極5中の残留応力が除去され
る。If the temperature can be raised to about 400 to 500 ° C., plasma-assisted dry anodic oxidation can be used instead of the above-mentioned wet anodic oxidation. Then, after the anodic oxidation, an annealing treatment is performed in a hydrogen atmosphere at a temperature of about 450 ° C. for about 40 minutes, for example. As a result, residual stress in the first gate insulating film 6a and the gate electrode 5 is removed.
【0032】つぎに図2(c)に示すように、前述の第
1のゲートの絶縁膜6a上にさらに第2のゲート絶縁膜
6bを形成する。具体的には、プラズマCVD法により
厚さが約1500〜3000μm のチッ化ケイ素を形成した。こ
れにより2層構造のゲート絶縁膜6を完成した。Next, as shown in FIG. 2C, a second gate insulating film 6b is further formed on the above-mentioned first gate insulating film 6a. Specifically, silicon nitride having a thickness of about 1500 to 3000 μm was formed by the plasma CVD method. Thus, the gate insulating film 6 having a two-layer structure is completed.
【0033】なお図1および図2の説明では、TFTの
ゲート絶縁膜を例に挙げたが、キャパシタの下部電極11
と絶縁膜12の構造とその製法についても同様であり、液
晶表示などに用いられるキャパシタに限らず、一般の誘
電体膜を電極で挟持するキャパシタについても同様に形
成できることはいうまでもない。In the description of FIGS. 1 and 2, the gate insulating film of the TFT is taken as an example, but the lower electrode 11 of the capacitor is used.
The same applies to the structure of the insulating film 12 and the manufacturing method thereof, and it goes without saying that not only a capacitor used for liquid crystal display or the like but also a capacitor having a general dielectric film sandwiched between electrodes can be similarly formed.
【0034】一般にアルミニウムなどの軽金属とタンタ
ルなどの重金属とは格子定数が異なり合金化しにくい
が、数十〜数百Åの膜厚とくに金属の結晶粒径以下の膜
厚で周期的に積層することにより、異種金属間に作用す
る、たとえば電触や残留応力などの干渉が緩和され、陽
極酸化を行う際、金属間での酸化種拡散定数の差や膨張
係数の差が見かけ上緩和されるので、均一に酸化され、
安定した金属酸化膜がえられる。Generally, light metals such as aluminum and heavy metals such as tantalum have different lattice constants and are difficult to alloy, but they are periodically laminated with a film thickness of several tens to several hundreds of Å, especially a film thickness equal to or smaller than the crystal grain size of the metal. As a result, interference that acts between dissimilar metals, such as contact and residual stress, is mitigated, and when anodizing is performed, the difference in the diffusion coefficient of the oxidizing species and the difference in the expansion coefficient between the metals are apparently mitigated. , Evenly oxidized,
A stable metal oxide film can be obtained.
【0035】なお前述の実施例では2種類の金属を交互
に積層するばあいについて説明したが、3種類以上の異
なる金属を順次積層してもよい。In the above embodiment, the case where two kinds of metals are alternately laminated has been described, but three or more kinds of different metals may be sequentially laminated.
【0036】[0036]
【発明の効果】本発明によれば、複数種類の金属膜積層
体の一部を酸化することにより絶縁膜を形成しているた
め、比誘電率など電気的特性とピンホールなどが発生し
にくい絶縁特性とを兼ね備えた絶縁膜がえられると共
に、電極および配線の比抵抗が小さいTFTのゲートや
キャパシタがえられる。しかもリソグラフィ工程でのマ
スク枚数を増やすことなく、高歩留りでうることができ
る。According to the present invention, since an insulating film is formed by oxidizing a part of a plurality of kinds of metal film laminates, electrical characteristics such as relative permittivity and pinholes are less likely to occur. An insulating film having both insulating properties can be obtained, and a gate and a capacitor of a TFT having a low specific resistance of electrodes and wiring can be obtained. Moreover, it is possible to obtain a high yield without increasing the number of masks in the lithography process.
【0037】したがって、TFTやキャパシタの小型化
を達成でき、液晶表示装置に適用することによりスイッ
チング動作が速く、開口率が大きい液晶表示装置をうる
ことができる。Therefore, it is possible to achieve miniaturization of the TFT and the capacitor, and it is possible to obtain a liquid crystal display device having a fast switching operation and a large aperture ratio when applied to a liquid crystal display device.
【図1】本発明のTFTのゲート絶縁膜の一実施例の要
部拡大図である。FIG. 1 is an enlarged view of a main part of an embodiment of a gate insulating film of a TFT of the present invention.
【図2】図1に示されたゲート絶縁膜の製造工程の説明
図である。FIG. 2 is an explanatory diagram of a manufacturing process of the gate insulating film shown in FIG.
【図3】液晶表示装置の一方の透明基板にTFTとキャ
パシタとが形成された状態の断面説明図である。FIG. 3 is a cross-sectional explanatory view showing a state in which a TFT and a capacitor are formed on one transparent substrate of a liquid crystal display device.
2 TFT 3 キャパシタ 4 絶縁基板 5 ゲート電極 6 ゲート絶縁膜 6a 第1のゲート絶縁膜 6b 第2のゲート絶縁膜 7 半導体層 11 下部電極 12 絶縁膜 12a 第1の絶縁膜 12b 第2の絶縁膜 13 上部電極 2 TFT 3 capacitor 4 insulating substrate 5 gate electrode 6 gate insulating film 6a first gate insulating film 6b second gate insulating film 7 semiconductor layer 11 lower electrode 12 insulating film 12a first insulating film 12b second insulating film 13 Upper electrode
───────────────────────────────────────────────────── フロントページの続き (72)発明者 波多 俊弘 京都市右京区西院溝崎町21番地 ローム株 式会社内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Toshihiro Hata 21 No. 21, Mizozaki-cho, Saiin, Ukyo-ku, Kyoto City ROHM Co., Ltd.
Claims (3)
ジスタと補助容量とを有するアクティブマトリックス形
液晶表示装置であって、前記薄膜トランジスタのゲート
絶縁膜および/または前記補助容量の絶縁膜の少なくと
も一部が2種類以上の金属膜の酸化物からなる液晶表示
装置。1. An active matrix liquid crystal display device having a switching thin film transistor and an auxiliary capacitor for each pixel, wherein at least a part of a gate insulating film of the thin film transistor and / or an insulating film of the auxiliary capacitor is of two types. A liquid crystal display device comprising the oxide of the above metal film.
あって、前記電極の少なくとも一方が2種類以上の金属
膜の積層体の一部からなり、前記絶縁膜の少なくとも一
部は前記積層体の少なくとも2種類の金属膜の酸化物か
らなるキャパシタ。2. A capacitor having an insulating film sandwiched between electrodes, wherein at least one of the electrodes is formed of a part of a laminate of two or more kinds of metal films, and at least a part of the insulating film is the laminate. A capacitor comprising an oxide of at least two kinds of metal films.
および半導体層が順次積層されてなる薄膜トランジスタ
であって、前記ゲート絶縁膜の少なくとも前記ゲート電
極側は2種類以上の金属膜の酸化物からなる薄膜トラン
ジスタ。3. A thin film transistor comprising a gate electrode, a gate insulating film, and a semiconductor layer sequentially stacked on an insulating substrate, wherein at least the gate electrode side of the gate insulating film is made of an oxide of two or more kinds of metal films. Thin film transistor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5220693A JP2948436B2 (en) | 1993-03-12 | 1993-03-12 | Thin film transistor and liquid crystal display device using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5220693A JP2948436B2 (en) | 1993-03-12 | 1993-03-12 | Thin film transistor and liquid crystal display device using the same |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH06265936A true JPH06265936A (en) | 1994-09-22 |
JP2948436B2 JP2948436B2 (en) | 1999-09-13 |
Family
ID=12908305
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5220693A Expired - Fee Related JP2948436B2 (en) | 1993-03-12 | 1993-03-12 | Thin film transistor and liquid crystal display device using the same |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2948436B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6008065A (en) * | 1995-11-21 | 1999-12-28 | Samsung Electronics Co., Ltd. | Method for manufacturing a liquid crystal display |
KR100524873B1 (en) * | 1998-04-02 | 2005-12-30 | 엘지.필립스 엘시디 주식회사 | LCD and its manufacturing method |
US7135707B1 (en) * | 1996-11-29 | 2006-11-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having insulated gate electrode |
US7271041B2 (en) | 2002-07-19 | 2007-09-18 | Nec Lcd Technologies, Ltd. | Method for manufacturing thin film transistor |
-
1993
- 1993-03-12 JP JP5220693A patent/JP2948436B2/en not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6008065A (en) * | 1995-11-21 | 1999-12-28 | Samsung Electronics Co., Ltd. | Method for manufacturing a liquid crystal display |
US6331443B1 (en) | 1995-11-21 | 2001-12-18 | Samsung Electronics Co., Ltd. | Method for manufacturing a liquid crystal display |
US6661026B2 (en) | 1995-11-21 | 2003-12-09 | Samsung Electronics Co., Ltd. | Thin film transistor substrate |
USRE41363E1 (en) * | 1995-11-21 | 2010-06-01 | Samsung Electronics Co., Ltd. | Thin film transistor substrate |
US7135707B1 (en) * | 1996-11-29 | 2006-11-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having insulated gate electrode |
KR100524873B1 (en) * | 1998-04-02 | 2005-12-30 | 엘지.필립스 엘시디 주식회사 | LCD and its manufacturing method |
US7271041B2 (en) | 2002-07-19 | 2007-09-18 | Nec Lcd Technologies, Ltd. | Method for manufacturing thin film transistor |
Also Published As
Publication number | Publication date |
---|---|
JP2948436B2 (en) | 1999-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01291467A (en) | Thin film transistor | |
JPH07181514A (en) | Liquid crystal display | |
JPH06188419A (en) | Manufacture of thin-film transistor | |
JPH03274029A (en) | Thin film transistor array of active matrix type display device and production thereof | |
JPH03161938A (en) | Manufacture of thin-film transistor | |
JP3043870B2 (en) | Liquid crystal display | |
JPH07321329A (en) | Method of manufacturing thin film transistor and liquid crystal display device | |
JP2948436B2 (en) | Thin film transistor and liquid crystal display device using the same | |
JPH03190141A (en) | Thin film transistor for flat panel display and its manufacturing method | |
JPH06148658A (en) | Wiring structure | |
JPH0635004A (en) | Liquid crystal display device | |
JP3139764B2 (en) | Wiring material and liquid crystal display | |
JPH0832083A (en) | Thin film transistor | |
JPH01102525A (en) | Thin film transistor array and liquid crystal device using said array | |
JPH06104437A (en) | Semiconductor device | |
JPH08262492A (en) | Liquid crystal display device | |
JPH01248136A (en) | Production of thin film transistor for liquid crystal display | |
JPH0273330A (en) | Active matrix substrate | |
JPH063703A (en) | Non-linear active device and manufacturing method thereof | |
JP3609314B2 (en) | Thin film transistor and active matrix circuit | |
JPH03153217A (en) | TFT panel and its manufacturing method | |
JPH0315827A (en) | Thin-film transistor, thin-film transistor array and liquid crystal display device | |
JP2762383B2 (en) | Thin film transistor | |
JP3149034B2 (en) | Thin film transistor | |
JPH0682822A (en) | Liquid crystal display element and its production |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090702 Year of fee payment: 10 |
|
LAPS | Cancellation because of no payment of annual fees |