JPH0590985A - Multi-path noise detection circuit - Google Patents
Multi-path noise detection circuitInfo
- Publication number
- JPH0590985A JPH0590985A JP24970491A JP24970491A JPH0590985A JP H0590985 A JPH0590985 A JP H0590985A JP 24970491 A JP24970491 A JP 24970491A JP 24970491 A JP24970491 A JP 24970491A JP H0590985 A JPH0590985 A JP H0590985A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- detection circuit
- signal
- detection
- output signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Noise Elimination (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、マルチパスに応じて発
生するノイズを検出するマルチパスノイズ検出回路に関
するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multipath noise detection circuit for detecting noise generated according to multipath.
【0002】[0002]
【従来の技術】従来、様々なマルチパスノイズ検出回路
が提案され、実用に供されている。例えば、特公昭63
−40379号公報には、受信信号のレベルとマルチパ
ス信号のレベルとを検出する検出回路と、前記両信号の
差信号を得るための演算増幅器とを備えるマルチパスノ
イズ検出回路が記載されている。この検出回路は、受信
信号のレベル、即ち受信信号の電界強度を示す信号と、
マルチパス信号、即ちマルチパスによって生じるノイズ
とを別々に検出し、両信号の差を取ってマルチパスの発
生を検知するものである。2. Description of the Related Art Conventionally, various multipath noise detection circuits have been proposed and put to practical use. For example, Japanese Patent Publication Sho 63
JP-40379 discloses a multipath noise detection circuit including a detection circuit for detecting the level of a received signal and a level of a multipath signal, and an operational amplifier for obtaining a difference signal between the two signals. .. This detection circuit, the level of the received signal, that is, a signal indicating the electric field strength of the received signal,
The multipath signal, that is, the noise generated by the multipath is detected separately, and the difference between the two signals is detected to detect the occurrence of the multipath.
【0003】[0003]
【発明が解決しようとする課題】しかしながら、前記公
報に記載されたマルチパスノイズ検出回路は、構成が複
雑であり、特にコンデンサを多用しているので、IC
(集積回路)化に不適である。又、前記公報に記載され
たマルチパスノイズ検出回路は、誤動作しやすいという
問題を有していた。更に、受信信号の電界強度を示す信
号を発生する回路として、平滑能力の高いものを使用す
ると、前記電界強度を示す信号の交流分が発生しなくな
るので、前記公報に記載された回路を使用することがで
きない、と言う問題があった。However, the multipath noise detection circuit described in the above publication has a complicated structure and in particular uses a lot of capacitors.
Not suitable for (integrated circuit). Further, the multipath noise detection circuit described in the above publication has a problem that it is apt to malfunction. Furthermore, if a circuit having a high smoothing ability is used as a circuit for generating a signal indicating the electric field strength of the received signal, the AC component of the signal indicating the electric field strength will not be generated. Therefore, the circuit described in the above publication is used. There was a problem that I could not do it.
【0004】[0004]
【課題を解決するための手段】本発明は、上述の点に鑑
み成されたもので、IF増幅回路から得られる受信信号
の電界強度を示す信号の交流成分を増幅する演算増幅回
路と、該演算増幅回路の出力信号をレベル検波する検波
回路とを備える点を特徴とする。又、第1入力端子に受
信信号の電界強度を示す信号が印加され、第2入力端子
に受信信号の電界強度を示す信号の高域AC成分又は検
波出力信号中の高域ノイズ成分が印加される演算増幅回
路と、該演算増幅回路の出力信号をレベル検波する検波
回路とを備える点を特徴とする。The present invention has been made in view of the above points, and an operational amplifier circuit for amplifying an AC component of a signal indicating the electric field strength of a received signal obtained from an IF amplifier circuit, And a detection circuit for level-detecting the output signal of the operational amplifier circuit. A signal indicating the electric field strength of the received signal is applied to the first input terminal, and a high frequency AC component of the signal indicating the electric field strength of the received signal or a high frequency noise component in the detection output signal is applied to the second input terminal. And a detection circuit for level-detecting the output signal of the operation amplification circuit.
【0005】[0005]
【作用】本発明の第1の実施例によれば、まず演算増幅
回路により受信信号の電界強度を示す信号の交流成分を
増幅する。その後、検波回路により前記演算増幅回路の
出力信号がレベル検波される。又、第2の実施例によれ
ば、演算増幅回路の第1入力端子には、受信信号の電界
強度を示す信号が印加され、第2入力端子には、受信信
号の電界強度を示す信号の高域AC成分又は検波出力信
号中の高域ノイズ成分が印加され、演算増幅回路で増幅
される。その後、演算増幅回路の出力信号が検波回路で
検波され、検波回路の出力端にマルチパスノイズに応じ
た信号が発生する。According to the first embodiment of the present invention, first, the alternating-current component of the signal indicating the electric field strength of the received signal is amplified by the operational amplifier circuit. After that, the output signal of the operational amplifier circuit is level-detected by the detection circuit. According to the second embodiment, a signal indicating the electric field strength of the received signal is applied to the first input terminal of the operational amplifier circuit, and a signal indicating the electric field strength of the received signal is applied to the second input terminal. A high frequency AC component or a high frequency noise component in the detected output signal is applied and amplified by the operational amplifier circuit. After that, the output signal of the operational amplifier circuit is detected by the detection circuit, and a signal corresponding to the multipath noise is generated at the output end of the detection circuit.
【0006】[0006]
【実施例】図1は、本発明の一実施例を示す回路図で、
(1)は受信アンテナ、(2)は受信信号を増幅し、IF信号
に変換するフロントエンド、(3)はIF信号を増幅する
IF増幅回路、(4)はIF増幅回路の出力IF信号をF
M検波するFM検波回路、(5)はFM検波回路の出力信
号を左右ステレオ信号に分離するステレオマルチプレッ
クス回路、(6)は受信信号の電界強度を検出するため、
IF増幅回路(3)に接続された電界検出回路、(7)は第1
入力端子に電界検出回路(6)の出力信号が印加され、第
2入力端子に出力端子から負帰還間が施された演算増幅
回路、(8)は検波トランジスタ(9)とコンデンサ(10)とか
らなり、演算増幅回路(7)の出力信号をレベル検波する
検波回路、(11)はトランジスタ(12)乃至(15)からなり、
検波出力信号を取り出す出力回路、(16)は出力回路(11)
の出力信号に応じてステレオマルチプレックス回路(5)
のステレオ分離度を制御する分離度制御回路、及び(17)
は出力回路(11)の出力信号に応じてステレオマルチプレ
ックス回路(5)の高域成分減衰度を制御する減衰度制御
回路である。DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a circuit diagram showing an embodiment of the present invention.
(1) is a receiving antenna, (2) is a front end that amplifies the received signal and converts it to an IF signal, (3) is an IF amplifier circuit that amplifies the IF signal, and (4) is an output IF signal of the IF amplifier circuit. F
An FM detection circuit for M detection, (5) a stereo multiplex circuit for separating the output signal of the FM detection circuit into left and right stereo signals, and (6) for detecting the electric field strength of the received signal,
The electric field detection circuit connected to the IF amplification circuit (3), (7) is the first
An operational amplifier circuit in which the output signal of the electric field detection circuit (6) is applied to the input terminal and a negative feedback is applied from the output terminal to the second input terminal ( 8 ) is the detection transistor (9) and the capacitor (10). And a detection circuit for level-detecting the output signal of the operational amplifier circuit (7), ( 11 ) is composed of transistors (12) to (15),
Output circuit for extracting the detection output signal, (16) is the output circuit ( 11 )
Stereo multiplex circuit according to the output signal of (5)
Degree control circuit for controlling stereo degree of separation, and (17)
Is an attenuation degree control circuit for controlling the high frequency component attenuation degree of the stereo multiplex circuit (5) according to the output signal of the output circuit ( 11 ).
【0007】アンテナ(1)で受信された受信信号は、フ
ロントエンド(2)で増幅され、IF信号に変換される。
前記IF信号は、IF増幅回路(3)で増幅され、FM検
波回路(4)で検波された後、ステレオマルチプレックス
回路(5)で左右ステレオ信号に分離される。分離度制御
回路(16)は、受信信号の電界強度が低下したとき、左右
ステレオ信号の分離度を低下させ、聴感を向上させるも
のである。減衰度制御回路(17)は、受信信号の電界強度
が更に低下したとき、左右ステレオ信号の高域成分を減
衰させ、聴感を向上させるものである。The reception signal received by the antenna (1) is amplified by the front end (2) and converted into an IF signal.
The IF signal is amplified by the IF amplification circuit (3), detected by the FM detection circuit (4), and then separated into left and right stereo signals by the stereo multiplex circuit (5). The separability control circuit (16) reduces the separability of the left and right stereo signals when the electric field strength of the received signal decreases, thereby improving the audibility. The attenuation control circuit (17) attenuates the high frequency component of the left and right stereo signals when the electric field strength of the received signal further decreases, thereby improving the audibility.
【0008】マルチパスが発生していない間は、出力回
路から出力信号が発生せず、分離度制御回路(16)及び減
衰度制御回路(17)が、マルチパスに応じた動作を行わな
い。その為、左右出力端子(18)及び(19)には、それぞれ
左右ステレオ信号が正しく得られる。マルチパスに応じ
てノイズが発生すると、該ノイズは電界検出回路(6)の
出力端に発生する。その為、電界検出回路(6)の出力信
号は、電界強度に応じた直流分とマルチパスノイズに応
じた交流分との複合信号になる。前記複合信号は、演算
増幅回路(7)の第1入力端子に印加され増幅される。前
記演算増幅回路(7)は、出力端子から第2入力端子に、
抵抗(20)、(21)とコンデンサ(22)とにより、負帰還が施
されているので、交流利得が所定値G、直流利得が1の
交流増幅器となる。従って、前記電界検出回路(6)の出
力複合信号の内、直流分は増幅されず、交流分のみが増
幅される。演算増幅回路(7)の出力信号は、検波回路(8)
によってレベル検波される。その場合、PNP型の検波
トランジスタの(9)のベ−スに演算増幅回路(7)の出力信
号が印加され、前記検波トランジスタ(9)のエミッタに
コンデンサ(10)が接続されているので、前記エミッタに
は、ボトム検波出力信号が得られる。前記ボトム検波出
力信号は、出力回路(11)を介して分離度制御回路(16)及
び減衰度制御回路(17)に印加されるので、ステレオマル
チプレックス回路(5)におけるステレオ分離度の悪化及
び高域成分の減衰が行われ、マルチパスノイズの除去が
行われる。While the multipath is not generated, the output signal is not generated from the output circuit, and the isolation control circuit (16) and the attenuation control circuit (17) do not operate according to the multipath. Therefore, right and left stereo signals can be correctly obtained at the left and right output terminals (18) and (19), respectively. When noise is generated according to the multipath, the noise is generated at the output end of the electric field detection circuit (6). Therefore, the output signal of the electric field detection circuit (6) is a composite signal of a DC component according to the electric field strength and an AC component according to the multipath noise. The composite signal is applied to the first input terminal of the operational amplifier circuit (7) and amplified. The operational amplifier circuit (7), from the output terminal to the second input terminal,
Since negative feedback is performed by the resistors (20) and (21) and the capacitor (22), the AC amplifier has a predetermined value G and a DC gain of 1. Therefore, of the output composite signal of the electric field detection circuit (6), the direct current component is not amplified and only the alternating current component is amplified. The output signal of the operational amplifier circuit (7) is the detection circuit ( 8 ).
Level detected by. In that case, the output signal of the operational amplifier circuit (7) is applied to the base (9) of the PNP type detection transistor, and the capacitor (10) is connected to the emitter of the detection transistor (9). A bottom detection output signal is obtained at the emitter. Since the bottom detection output signal is applied to the separation control circuit (16) and the attenuation control circuit (17) via the output circuit ( 11 ), deterioration of stereo separation in the stereo multiplex circuit (5) and High-frequency components are attenuated, and multipath noise is removed.
【0009】図2は、本発明に係るマルチパスノイズ検
出回路の別の実施例を示す回路図である。図2におい
て、演算増幅回路(7)の第1入力端子には、図1の電界
検出回路(6)の出力信号が印加され、第2入力端子に
は、電界強度を示す信号の高域AC成分または検波出力
信号中の高域ノイズ成分が印加される。前記高域AC成
分は、ハイパスフィルタを介してIF信号を取り出すこ
とによって得られる。又、前記高域ノイズ成分は、ハイ
パスフィルタを介して検波出力信号を取り出すことによ
って得られる。しかして、図2の構成とすれば、第1入
力端子に印加される信号をバイアス電圧として第2入力
端子に印加される信号が増幅されるので、演算増幅回路
(7)の出力端子には、マルチパスにより生じるノイズに
応じた信号が発生する。そして、前記出力端子に発生す
る信号が、検波回路(8)で検波されるので、出力端子(2
3)には、マルチパスの発生を示す信号が得られる。FIG. 2 is a circuit diagram showing another embodiment of the multipath noise detection circuit according to the present invention. In FIG. 2, the output signal of the electric field detection circuit (6) of FIG. 1 is applied to the first input terminal of the operational amplifier circuit (7), and the high frequency AC of the signal indicating the electric field strength is applied to the second input terminal. A high frequency noise component in the component or the detection output signal is applied. The high frequency AC component is obtained by extracting the IF signal through a high pass filter. Further, the high frequency noise component is obtained by extracting the detection output signal through a high pass filter. With the configuration shown in FIG. 2, the signal applied to the second input terminal is amplified by using the signal applied to the first input terminal as a bias voltage.
A signal corresponding to the noise generated by the multipath is generated at the output terminal of (7). Then, since the signal generated at the output terminal is detected by the detection circuit ( 8 ), the output terminal (2
A signal indicating the occurrence of multipath is obtained in 3).
【0010】図3は、本発明に係るマルチパスノイズ検
出回路の更に別の実施例を示す回路図で、(24)は受信信
号の電界強度を示す信号が印加される入力端子、(25)は
前記電界強度を示す信号の交流成分を増幅する交流増幅
回路、(26)はベースに前記交流増幅回路(25)の出力信号
が印加され、エミッタが抵抗(27)を介してコンデンサ(2
8)に接続された検波トランジスタ、(29)はエミッタ及び
コレクタがそれぞれ検波トランジスタ(26)のエミッタ及
びコレクタに接続され、ベースが入力端子に接続された
オフセット設定用のトランジスタ、及び(30)はコンデン
サの一端に得られる検波出力信号がベースに印加される
出力トランジスタである。FIG. 3 is a circuit diagram showing still another embodiment of the multipath noise detection circuit according to the present invention. (24) is an input terminal to which a signal indicating the electric field strength of the received signal is applied, and (25) Is an AC amplifier circuit for amplifying the AC component of the signal indicating the electric field strength, (26) is an output signal of the AC amplifier circuit (25) is applied to the base, and the emitter is a capacitor (2) via a resistor (27).
The detection transistor connected to (8), the emitter and collector of (29) are connected to the emitter and collector of the detection transistor (26), and the base is connected to the input terminal for offset setting transistor, and (30) is It is an output transistor to which the detection output signal obtained at one end of the capacitor is applied to the base.
【0011】図3の回路において、入力端子(24)に印加
される入力信号に対する交流増幅回路(25)の交流増幅動
作は、図1の場合と全く同一である。図1の回路と異な
る点は、オフセット設定用のトランジスタ(29)の動作に
ある。即ち、前記トランジスタ(29)のベ−スには、入力
信号がバイアスとして印加されているので、マルチパス
が発生していない間は、検波トランジスタ(26)のベース
電圧よりもオフセット設定用のトランジスタ(29)のベー
ス電圧のほうが低くなり、検波トランジスタ(26)がオ
フ、オフセット設定用のトランジスタ(29)がオンとな
る。従って、マルチパス以外の理由により発生する小ノ
イズ等に対し、検波トランジスタ(26)が反応せず、誤動
作を防止できる。オフセット電圧は、抵抗(31)の値とそ
れに流れる電流値により決まる。マルチパスが生じ、検
波トランジスタ(26)のベース電圧がオフセット電圧を越
えて低下すると、検波トランジスタ(26)がオン、オフセ
ット設定用のトランジスタ(29)がオフとなり、検波トラ
ンジスタ(26)は図1の場合と同様マルチパスノイズの検
出動作を行う。尚、図3における抵抗(27)は、コンデン
サ(28)の放電時定数を長くするために配置されており、
前記放電時定数を適切な長さに設定することにより、シ
ョック音の発生を防止することができる。In the circuit of FIG. 3, the AC amplification operation of the AC amplification circuit (25) with respect to the input signal applied to the input terminal (24) is exactly the same as in the case of FIG. The difference from the circuit of FIG. 1 lies in the operation of the offset setting transistor (29). That is, since the input signal is applied as a bias to the base of the transistor (29), the transistor for offset setting is higher than the base voltage of the detection transistor (26) while the multipath is not occurring. The base voltage of (29) becomes lower, the detection transistor (26) is turned off, and the offset setting transistor (29) is turned on. Therefore, the detection transistor (26) does not react to a small noise or the like generated by a reason other than the multipath, and a malfunction can be prevented. The offset voltage is determined by the value of the resistor (31) and the current value flowing through it. When multipath occurs and the base voltage of the detection transistor (26) drops below the offset voltage, the detection transistor (26) turns on, the offset setting transistor (29) turns off, and the detection transistor (26) is shown in FIG. The detection operation of multipath noise is performed in the same manner as the case. The resistor (27) in FIG. 3 is arranged to increase the discharge time constant of the capacitor (28),
By setting the discharge time constant to an appropriate length, it is possible to prevent the generation of shock noise.
【0012】[0012]
【発明の効果】以上述べた如く、本発明によれば、マル
チパスノイズを正確に検出することができるマルチパス
ノイズ検出回路を提供できる。特に、交流増幅回路とレ
ベル検波回路とを用いて回路を構成しているので、構成
簡単にしてIC化に適したマルチパスノイズ検出回路を
提供できる。As described above, according to the present invention, it is possible to provide a multipath noise detection circuit capable of accurately detecting multipath noise. In particular, since the circuit is configured by using the AC amplification circuit and the level detection circuit, it is possible to provide a multipath noise detection circuit that is suitable for integration into an IC with a simple configuration.
【0013】更に、本発明の実施例の如く、検波トラン
ジスタに対応してオフセット設定用のトランジスタを設
ければ、誤動作を防止でき、より正確にマルチパスノイ
ズを検出できる。Furthermore, if an offset setting transistor is provided corresponding to the detection transistor as in the embodiment of the present invention, malfunction can be prevented and multipath noise can be detected more accurately.
【図1】本発明の一実施例を示す回路図FIG. 1 is a circuit diagram showing an embodiment of the present invention.
【図2】本発明の別の実施例を示す回路図FIG. 2 is a circuit diagram showing another embodiment of the present invention.
【図3】本発明の更に別の実施例を示す回路図FIG. 3 is a circuit diagram showing still another embodiment of the present invention.
(6) 電界検出回路 (7) 演算増幅回路 (8) レベル検波回路 (9) 検波トランジスタ (10) コンデンサ (16) 分離度制御回路 (17) 減衰度制御回路 (29) オフセット用のトランジスタ(6) Electric field detection circuit (7) Operational amplification circuit ( 8 ) Level detection circuit (9) Detection transistor (10) Capacitor (16) Separation control circuit (17) Attenuation control circuit (29) Offset transistor
Claims (5)
界強度を示す信号の交流成分を増幅する演算増幅回路
と、 該演算増幅回路の出力信号をレベル検波する検波回路
と、 を備え、前記検波回路の出力端にマルチパスノイズに応
じた信号を発生するようにしたことを特徴とするマルチ
パスノイズ検出回路。1. A detection circuit comprising: an operational amplifier circuit for amplifying an AC component of a signal indicating an electric field strength of a received signal obtained from an IF amplifier circuit; and a detection circuit for level-detecting an output signal of the operational amplifier circuit. A multipath noise detection circuit characterized in that a signal corresponding to multipath noise is generated at an output end of the circuit.
す信号が印加され、第2入力端子に電界強度を示す信号
の高域AC成分または検波出力信号中の高域ノイズ成分
が印加される演算増幅回路と、 該演算増幅回路の出力信号をレベル検波する検波回路
と、 を備え、前記検波回路の出力端にマルチパスノイズに応
じた信号を発生するようにしたことを特徴とするマルチ
パスノイズ検出回路。2. A signal indicating the electric field strength of the received signal is applied to the first input terminal, and a high frequency AC component of the signal indicating the electric field strength or a high frequency noise component in the detection output signal is applied to the second input terminal. And a detection circuit for level-detecting the output signal of the operation amplification circuit, and a signal according to multipath noise is generated at the output end of the detection circuit. Path noise detection circuit.
号がベースに印加される第1トランジスタと、該第1ト
ランジスタのエミッタに接続されるコンデンサと、前記
第1トランジスタのエミッタ電流を供給する定電流源
と、前記第1トランジスタとエミッタ及びコレクタが共
通接続された第2トランジスタと、該第2トランジスタ
のベースにオフセット電圧を供給する手段とから成るこ
とを特徴とする請求項1または2記載のマルチパスノイ
ズ検出回路。3. The detection circuit supplies a first transistor to which the output signal of the operational amplifier circuit is applied to the base, a capacitor connected to the emitter of the first transistor, and an emitter current of the first transistor. 3. A constant current source, a second transistor having an emitter and a collector commonly connected to the first transistor, and means for supplying an offset voltage to the base of the second transistor. Multipath noise detection circuit.
ミッタとコンデンサの一端との間に抵抗を接続したこと
を特徴とする請求項3記載のマルチパスノイズ検出回
路。4. The multipath noise detection circuit according to claim 3, wherein a resistor is connected between the common emitter of the first and second transistors and one end of a capacitor.
号は、ステレオマルチプレックス回路の分離度または高
域成分減衰度を制御する為に使用されることを特徴とす
る請求項1または2記載のマルチパスノイズ検出回路。5. The multi signal according to claim 1, wherein the output signal of the multi-path noise detection circuit is used to control the degree of separation or the high frequency component attenuation of the stereo multiplex circuit. Path noise detection circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3249704A JP2708982B2 (en) | 1991-09-27 | 1991-09-27 | Multipath noise detection circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3249704A JP2708982B2 (en) | 1991-09-27 | 1991-09-27 | Multipath noise detection circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0590985A true JPH0590985A (en) | 1993-04-09 |
JP2708982B2 JP2708982B2 (en) | 1998-02-04 |
Family
ID=17196964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3249704A Expired - Lifetime JP2708982B2 (en) | 1991-09-27 | 1991-09-27 | Multipath noise detection circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2708982B2 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6382031A (en) * | 1986-09-25 | 1988-04-12 | Clarion Co Ltd | Mulltipath interference detecting circuit |
JPH01106590A (en) * | 1987-10-19 | 1989-04-24 | Mitsubishi Electric Corp | Automatic gain controlling circuit |
-
1991
- 1991-09-27 JP JP3249704A patent/JP2708982B2/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6382031A (en) * | 1986-09-25 | 1988-04-12 | Clarion Co Ltd | Mulltipath interference detecting circuit |
JPH01106590A (en) * | 1987-10-19 | 1989-04-24 | Mitsubishi Electric Corp | Automatic gain controlling circuit |
Also Published As
Publication number | Publication date |
---|---|
JP2708982B2 (en) | 1998-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6221453B2 (en) | ||
EP0320883A2 (en) | FM receiving circuit | |
JPS63278407A (en) | Mixer dynamic control | |
JP2708982B2 (en) | Multipath noise detection circuit | |
US6545537B2 (en) | Automatic gain control circuit, and optical receiver using the same | |
GB2105131A (en) | Protective circuits for power amplifiers | |
US3144611A (en) | Reflex amplifier circuit with reduction of minimum yolume contrl play-through effect | |
US3931576A (en) | Automatic gain control circuit for radio receiver | |
US4380823A (en) | Multi-channel signal processing circuit formed in a semiconductor integrated circuit | |
JPH06261013A (en) | Stereo and dual voice recognition circuit | |
JPH0254629A (en) | Transistor power amplifier | |
JPS61264904A (en) | Frequency conversion circuit | |
JP3012741B2 (en) | FM / AM receiving circuit | |
JPH0325085B2 (en) | ||
US2993990A (en) | Radio receiver | |
US4457011A (en) | FM Broadcast band demodulator/stereo decoder | |
JPH0510427Y2 (en) | ||
KR0139341B1 (en) | FM medium frequency amplifier eliminating parasitic oscillation and its power metal wiring method | |
JP3177310B2 (en) | FM / AM receiving circuit | |
JPS5834808Y2 (en) | Delay AGC device | |
JPH0210687Y2 (en) | ||
KR960003837B1 (en) | receiving set | |
KR810001420B1 (en) | IF amplifier for AM-FM receiver | |
JPS6058637B2 (en) | Automatic saturation control circuit | |
JPS6322738B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081017 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081017 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091017 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 13 Free format text: PAYMENT UNTIL: 20101017 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 14 Free format text: PAYMENT UNTIL: 20111017 |
|
EXPY | Cancellation because of completion of term |