JPH0447464B2 - - Google Patents
Info
- Publication number
- JPH0447464B2 JPH0447464B2 JP11732281A JP11732281A JPH0447464B2 JP H0447464 B2 JPH0447464 B2 JP H0447464B2 JP 11732281 A JP11732281 A JP 11732281A JP 11732281 A JP11732281 A JP 11732281A JP H0447464 B2 JPH0447464 B2 JP H0447464B2
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- selection
- cell groups
- mos transistors
- series
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 103
- 238000009792 diffusion process Methods 0.000 claims description 30
- 239000002184 metal Substances 0.000 claims description 14
- 239000011159 matrix material Substances 0.000 claims description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 12
- 229920005591 polysilicon Polymers 0.000 description 12
- 238000010586 diagram Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Landscapes
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Read Only Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56117322A JPS5818959A (ja) | 1981-07-27 | 1981-07-27 | メモリ・セル配列 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56117322A JPS5818959A (ja) | 1981-07-27 | 1981-07-27 | メモリ・セル配列 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6030291A Division JPH0722185B2 (ja) | 1991-03-25 | 1991-03-25 | メモリ・セル配列 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5818959A JPS5818959A (ja) | 1983-02-03 |
JPH0447464B2 true JPH0447464B2 (de) | 1992-08-04 |
Family
ID=14708870
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56117322A Granted JPS5818959A (ja) | 1981-07-27 | 1981-07-27 | メモリ・セル配列 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5818959A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2563803B2 (ja) * | 1986-10-27 | 1996-12-18 | セイコーエプソン株式会社 | 半導体記憶装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5477543A (en) * | 1977-12-02 | 1979-06-21 | Toshiba Corp | Reading exclusive memory unit |
JPS5633873A (en) * | 1979-08-29 | 1981-04-04 | Hitachi Ltd | Read only memory device |
-
1981
- 1981-07-27 JP JP56117322A patent/JPS5818959A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5477543A (en) * | 1977-12-02 | 1979-06-21 | Toshiba Corp | Reading exclusive memory unit |
JPS5633873A (en) * | 1979-08-29 | 1981-04-04 | Hitachi Ltd | Read only memory device |
Also Published As
Publication number | Publication date |
---|---|
JPS5818959A (ja) | 1983-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0184464A1 (de) | Gattermatrixintegrierte Schaltungsanordnung und Produktionsmethode | |
US20030090929A1 (en) | Semiconductor storage apparatus | |
KR900007741B1 (ko) | 반도체 기억장치 | |
US5831912A (en) | Semiconductor memory having space-efficient layout | |
KR100311035B1 (ko) | 효율적으로 배치된 패드들을 갖는 반도체 메모리 장치 | |
JPH0358184B2 (de) | ||
US5377136A (en) | Semiconductor integrated circuit device with built-in memory circuit group | |
KR0142037B1 (ko) | 반도체 디바이스 | |
US5182727A (en) | Array layout structure for implementing large high-density address decoders for gate array memories | |
JPH06509911A (ja) | 連続基板タップを備えた対称な多層金属論理アレイ | |
JPH0447464B2 (de) | ||
EP0441231B1 (de) | Halbleiterspeicheranordnung | |
US5877994A (en) | Space-efficient MDQ switch placement | |
US6104627A (en) | Semiconductor memory device | |
JPH0786425A (ja) | ダイナミック型ram | |
JPH1084092A (ja) | 半導体集積回路 | |
JP3048963B2 (ja) | 半導体メモリ装置 | |
JPH0722185B2 (ja) | メモリ・セル配列 | |
JPS6228517B2 (de) | ||
JPS6386186A (ja) | 半導体記憶装置 | |
JP3474266B2 (ja) | シングルポート型sram | |
JP2862655B2 (ja) | 半導体記憶装置 | |
KR100207493B1 (ko) | 메모리 셀 어레이 제어 회로의 배치 관계를 개선한 반도체 메모리 장치 | |
KR100206704B1 (ko) | 반도체 메모리 장치의 어레이 구성방법 | |
JP2000138355A (ja) | 半導体記憶装置 |