JPH0319329A - Method of embedding metal - Google Patents
Method of embedding metalInfo
- Publication number
- JPH0319329A JPH0319329A JP15397389A JP15397389A JPH0319329A JP H0319329 A JPH0319329 A JP H0319329A JP 15397389 A JP15397389 A JP 15397389A JP 15397389 A JP15397389 A JP 15397389A JP H0319329 A JPH0319329 A JP H0319329A
- Authority
- JP
- Japan
- Prior art keywords
- metal
- resist
- photoresist
- organic film
- polyimide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
【発明の詳細な説明】
(産業上の利用分野)
本発明は半導体基板上の有機膜開口部に金属を埋め込む
方法に関する。DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a method of embedding metal into an opening in an organic film on a semiconductor substrate.
(従来の技術)
従来半導体基板上に形威された有機膜開口部に金属を埋
め込む方法として、電解メッキを利用する方法が知られ
ている(村松伸一、特開昭58−197857号公報)
。第3図に、電解メッキを利用した有機レジスト開口部
への金属の埋め込み方法を説明するだめの工程断面図を
示す。(Prior Art) As a method of embedding metal into an organic film opening conventionally formed on a semiconductor substrate, a method using electrolytic plating is known (Shinichi Muramatsu, Japanese Patent Application Laid-open No. 197857/1983).
. FIG. 3 shows a cross-sectional view of a process for explaining a method of embedding metal into organic resist openings using electrolytic plating.
まず、半導体基板(31)上に電解メッキ用のカソード
電極利料(32)を成膜した後、有機膜としてフォトレ
ジスト(33)を塗布する(第3図(a))。しかる後
、フォトリソグラフイ工程により、前記フォトレジスト
にスルーホール(34)を形成する(第3図(b))。First, a cathode electrode material (32) for electrolytic plating is formed on a semiconductor substrate (31), and then a photoresist (33) is applied as an organic film (FIG. 3(a)). Thereafter, a through hole (34) is formed in the photoresist by a photolithography process (FIG. 3(b)).
しかる後、前記半導体基板(31)全体をメッキ液(3
6)に浸し前記カソード電極(32)に負電位を印加し
、一方メッキ液中のアノート電極(35)に正電位を印
加することにより前記スルーホール部分(34)に金属
(37)を析出させる(第3図(C))。最後に、前記
半導体基板を水洗・乾燥させることにより、レジスト開
口部に金属(37)が埋め込まれた構造を得る(第3図
(d))。After that, the entire semiconductor substrate (31) is covered with a plating solution (3).
6) by applying a negative potential to the cathode electrode (32) and applying a positive potential to the anode electrode (35) in the plating solution to deposit the metal (37) in the through hole portion (34). (Figure 3 (C)). Finally, the semiconductor substrate is washed with water and dried to obtain a structure in which the metal (37) is embedded in the resist opening (FIG. 3(d)).
(発明が解決しようとする課題)
しかしながら、上述した製造方法では、基板全体をメッ
キ液に浸す必要があり、メッキ液中に含まれるアルカリ
金属等の陽イオンや塩素イオン等の陰イオンが有機膜中
(ここでは、レジスト(33))に進入する。これらレ
ジスト内部に進入した不純物イオンは半導体基板を水洗
しても除去することはできない。(Problem to be Solved by the Invention) However, in the above-mentioned manufacturing method, it is necessary to immerse the entire substrate in the plating solution, and the cations such as alkali metals and anions such as chlorine ions contained in the plating solution are absorbed into the organic film. Enter the inside (here, the resist (33)). These impurity ions that have entered the resist cannot be removed even if the semiconductor substrate is washed with water.
本発明の目的は不純物による汚染のない、金属の埋め込
み方法を提供することにある。An object of the present invention is to provide a method for embedding metal without contamination by impurities.
(課題を解決するための手段)
本発明は、半導体基板上に有機膜を形威する工程と、前
記有機膜上にレジストを塗布する工程と、前記レジスト
をパターニングする工程と、前記レジストをマスクとし
て前記有機膜をパターニングする工程と、金属を真空中
で成膜する工程と、前記有機膜を溶解せずかつ前記レジ
ストのみを溶解するエノチング液を用いて前記レジスト
および前記レジスト上の前記金属を除去することを特徴
とする金属の埋め込み方法である。(Means for Solving the Problems) The present invention includes a step of forming an organic film on a semiconductor substrate, a step of applying a resist on the organic film, a step of patterning the resist, and a step of masking the resist. a step of patterning the organic film as a method; a step of forming a metal film in vacuum; and a step of patterning the resist and the metal on the resist using an enoting solution that does not dissolve the organic film but only dissolves the resist. This is a metal embedding method characterized by metal removal.
(作用)
本発明の方法では、電解メッキ工程によらず真空中での
金属の或膜(たとえば、真空蒸着等)を用いているため
、有機膜がアルカリ金属イオン等の不純物により汚染さ
れる心配はない。さらに、有機膜上にレジストが塗布さ
れた状態で金属を戒膜しているため、戒膜した金属が直
接有機膜に触れる工程は含まれない。このため、有機膜
中に埋め込むべき金属が進入する恐れもない。(Function) Since the method of the present invention uses a metal film in a vacuum (for example, vacuum evaporation, etc.) without using an electrolytic plating process, there is no concern that the organic film will be contaminated by impurities such as alkali metal ions. There isn't. Furthermore, since the metal is coated with a resist applied on the organic film, there is no step in which the coated metal directly contacts the organic film. Therefore, there is no fear that the metal to be embedded in the organic film will enter.
(実施例)
以下、図面に基づいて本発明の実施例を説明する。有機
膜として耐熱性の良いポリイミドを用い、半導体基板で
あるシリコン基板上に塗布された前記ポリイミド膜開口
部にIn等の低融点金属を埋め込む場合を例にとって詳
細に説明する。(Example) Hereinafter, an example of the present invention will be described based on the drawings. A case will be explained in detail by taking as an example a case where a polyimide having good heat resistance is used as an organic film and a low melting point metal such as In is embedded in an opening of the polyimide film coated on a silicon substrate which is a semiconductor substrate.
まず、シリコン基板(11)上にポリイミド(12)を
塗布し、さらに通常の“ボジ型レジスト(13)を塗布
する(第1図(a))。しかる後、フォトレジストをパ
ターニングし(第1図(b))、さらに前記フォトレジ
ストをマスクとして、前記ポリイミド膜(12)にスル
ーホール(14)を形或する(第1図(C))。しかる
のち、真空蒸着装置を用いてIn等の低融点金属(15
)をシリコン基板全面に蒸着する(第1図(d))。な
お、蒸着する金属はInに限ったものではなく、Au−
SnまたはAu−In等の合金を蒸着しても良い。最後
に、前記フォトレジストを溶解しかつポリイミドを溶解
しないエッチング液、たとえば酢酸ブチルを用いて選択
的に前記フォトレジスト(13)を溶解・除去すると同
時にフォトレジスト上のIn(15)をも除去する(第
1図(e))。以上述べた一連の工程により、ポリイミ
ド膜開口部にIn等の金属を埋め込む。First, polyimide (12) is coated on a silicon substrate (11), and then a normal "bodi resist" (13) is coated (Fig. 1(a)).Then, the photoresist is patterned (the first Further, using the photoresist as a mask, a through hole (14) is formed in the polyimide film (12) (FIG. 1(C)). Then, using a vacuum evaporation device, In etc. low melting point metal (15
) is deposited on the entire surface of the silicon substrate (FIG. 1(d)). Note that the metal to be vapor-deposited is not limited to In, but also Au-
An alloy such as Sn or Au-In may also be deposited. Finally, using an etching solution that dissolves the photoresist but does not dissolve polyimide, such as butyl acetate, the photoresist (13) is selectively dissolved and removed, and at the same time, the In (15) on the photoresist is also removed. (Figure 1(e)). Through the series of steps described above, metal such as In is embedded in the polyimide film opening.
なお、上述した実施例では、半導体基板上の第1の有機
膜としてポリイミドを用いた場合を示したが、その他の
有機膜さらに有機高分子中にシリコン等の旭機物が含有
された物質も本発明でいう有機膜の範中に属する。In addition, in the above-mentioned example, the case where polyimide was used as the first organic film on the semiconductor substrate was shown, but other organic films and materials containing Asahi materials such as silicon in organic polymers may also be used. It belongs to the category of organic film as used in the present invention.
さらに、第2図に示したようにレジスト(13)をマス
クとして有機膜(l2)にスルーホール(14)を形或
し(第2図(a))、さらに前記レジストをマスクとし
て半導体基板(11)の一部をエッチング(第2図(b
))Lてから、金属膜(15)の蒸着(第2図(C))
および前記レジスト(13)を選択的に溶解・除去して
もよい。このようにすることにより、前記半導体基板の
開口部およびその下部の半導体基板の一部に金属が埋め
込まれた構造を得ることもできる(第2図(d))。Furthermore, as shown in FIG. 2, a through hole (14) is formed in the organic film (l2) using the resist (13) as a mask (FIG. 2(a)), and furthermore, a through hole (14) is formed in the organic film (l2) using the resist (13) as a mask. 11) is partially etched (Fig. 2(b)
)) Then, the metal film (15) is deposited (Fig. 2(C))
The resist (13) may also be selectively dissolved and removed. By doing so, it is possible to obtain a structure in which metal is embedded in the opening of the semiconductor substrate and a part of the semiconductor substrate below the opening (FIG. 2(d)).
(発明の効果)
以上詳述したように、この発明の方法によれば、半導体
基板上に形威された有機膜開口部に、前記有機膜中ヘの
アルカリイオン等の不純物混入を心配する必要もなく、
金属を埋め込むことが可能となる。さらに、有機膜とし
てポリイミド等の耐熱性の良い有機材料を用い、本発明
による方法により耐熱性有機膜開口部にIn等の低融点
金属またはAu−In等の低融点合金を埋め込めば、耐
熱性有機膜面内に低融点金属(または、合金)プールを
形或することができるといった特徴もある。(Effects of the Invention) As detailed above, according to the method of the present invention, there is no need to worry about impurities such as alkali ions entering the organic film into the organic film opening formed on the semiconductor substrate. Without any
It becomes possible to embed metal. Furthermore, if a heat-resistant organic material such as polyimide is used as the organic film and a low-melting point metal such as In or a low-melting point alloy such as Au-In is embedded in the opening of the heat-resistant organic film by the method according to the present invention, heat-resistant Another feature is that a low melting point metal (or alloy) pool can be formed within the plane of the organic film.
第1図及び第2図はこの発明に係る実施例を説明するた
めの製造工程断面図、第3図は従来例を説明するための
断面工程図である。
11・・・シリコン基板、12.・・ポリイミド、13
・・・ボジ型レジスト、14・・・スルーホール、15
・・・In、31・・・半導体基板、32..・電解メ
ノキ用カソード電極、33・・・レジスト、34・・・
スルーホール、
35・・・電解メノキ用アノード電極、36・・・メッ
キ液、37・・・電解析出金属1 and 2 are manufacturing process cross-sectional views for explaining an embodiment of the present invention, and FIG. 3 is a cross-sectional process view for explaining a conventional example. 11... silicon substrate, 12. ...Polyimide, 13
...Bosi type resist, 14...Through hole, 15
...In, 31... semiconductor substrate, 32. ..・Cathode electrode for electrolytic agate, 33...resist, 34...
Through hole, 35... Anode electrode for electrolytic agate, 36... Plating solution, 37... Electrolytic deposited metal
Claims (1)
にレジストを塗布する工程と、前記レジストをパターニ
ングする工程と、前記レジストをマスクとして前記有機
膜をパターニングする工程と、金属を真空中で成膜する
工程と、前記有機膜を溶解せずかつ前記レジストのみを
溶解するエッチング液を用いて前記レジストおよび前記
レジスト上の前記金属を除去することを特徴とする金属
の埋めこみ方法。a step of forming an organic film on a semiconductor substrate; a step of applying a resist on the organic film; a step of patterning the resist; a step of patterning the organic film using the resist as a mask; and removing the resist and the metal on the resist using an etching solution that does not dissolve the organic film but only dissolves the resist.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15397389A JPH0319329A (en) | 1989-06-16 | 1989-06-16 | Method of embedding metal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15397389A JPH0319329A (en) | 1989-06-16 | 1989-06-16 | Method of embedding metal |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0319329A true JPH0319329A (en) | 1991-01-28 |
Family
ID=15574127
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15397389A Pending JPH0319329A (en) | 1989-06-16 | 1989-06-16 | Method of embedding metal |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0319329A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7011488B2 (en) | 2000-09-04 | 2006-03-14 | Komatsu Ltd. | Slide arm for working machine |
-
1989
- 1989-06-16 JP JP15397389A patent/JPH0319329A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7011488B2 (en) | 2000-09-04 | 2006-03-14 | Komatsu Ltd. | Slide arm for working machine |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4533624A (en) | Method of forming a low temperature multilayer photoresist lift-off pattern | |
US4202914A (en) | Method of depositing thin films of small dimensions utilizing silicon nitride lift-off mask | |
US4451554A (en) | Method of forming thin-film pattern | |
EP0401314B1 (en) | Cryogenic process for metal lift-off | |
EP0072933B1 (en) | Method for photolithographic pattern generation in a photoresist layer | |
JPS5851412B2 (en) | Microfabrication method for semiconductor devices | |
JPH0319329A (en) | Method of embedding metal | |
EP0058214B1 (en) | Method for increasing the resistance of a solid material surface against etching | |
JP2989956B2 (en) | Method for manufacturing semiconductor device | |
JPH03200330A (en) | Manufacture of semiconductor device | |
JP2743409B2 (en) | Multilayer wiring formation method | |
KR920003973B1 (en) | Via hole formation method for multilayer wiring | |
JPS61141158A (en) | Formation of bump electrode | |
JPH04116954A (en) | Manufacture of semiconductor device | |
JPS63292630A (en) | Manufacture of semiconductor element | |
JPS5811511B2 (en) | Ion etching method | |
KR890004546B1 (en) | Metal Etching Method for Metal Pattern Formation in Semiconductor Manufacturing Process | |
JPS6237972A (en) | Metal-electrode forming method | |
JPH08186115A (en) | Method for metal film forming | |
JPS58110044A (en) | Pattern formation | |
JPH04155816A (en) | Manufacture of semiconductor device | |
JPS58171823A (en) | Preparation of semiconductor device | |
JPS6193629A (en) | Manufacture of semiconductor device | |
JPS6167918A (en) | Lift-off | |
JPH04305928A (en) | Manufacture of semiconductor device |