JPH01151332A - Digital control signal discrimination device - Google Patents
Digital control signal discrimination deviceInfo
- Publication number
- JPH01151332A JPH01151332A JP30878387A JP30878387A JPH01151332A JP H01151332 A JPH01151332 A JP H01151332A JP 30878387 A JP30878387 A JP 30878387A JP 30878387 A JP30878387 A JP 30878387A JP H01151332 A JPH01151332 A JP H01151332A
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- digital
- analog
- soft
- judgement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 abstract description 4
- 230000005540 biological transmission Effects 0.000 abstract description 2
- 238000013524 data verification Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000013139 quantization Methods 0.000 description 2
- 238000012850 discrimination method Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
Landscapes
- Dc Digital Transmission (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
Description
【発明の詳細な説明】
（産業上の利用分野）
本発明は、移動通信等に用いるディジタル制御信号判別
装置に関するものである。DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a digital control signal discrimination device used in mobile communications and the like.
（従来の技術）
第２図は受信機における従来のディジタル制御信号判別
装置の構成を示したもので、１は復調器。(Prior Art) FIG. 2 shows the configuration of a conventional digital control signal discriminator in a receiver, where 1 is a demodulator.
２は識別器、３は制御信号検出器である。2 is a discriminator, and 3 is a control signal detector.
このように構成された従来例では、先ず、受信した信号
を復調器１で復調した上、その信号の内。In the conventional example configured in this way, first, a received signal is demodulated by the demodulator 1, and then one of the signals is demodulated.
連送されてきたフレーム構成のアナログ制御信号を識別
器２で２値データに変換する０次に、その２値データに
対して制御信号検出器３でデータ照合や、ビット毎の多
数決を行った上、ディジタル制御信号を出力している。The discriminator 2 converts the continuously transmitted analog control signal with a frame structure into binary data. Next, the control signal detector 3 performs data verification and majority voting for each bit of the binary data. Above, a digital control signal is output.
（発明が解決しようとする問題点）
しかしながら、このようなディジタル制御信号判別方法
では、受信状態の良い時に受信した信号と、受（ｆｆ状
態の悪い時に受信した信号とに、同じイ３頼性を持たせ
て、データ照合や多数決を行っているため、ディジタル
制御信号の信頼性が低くなるという問題があった。(Problem to be Solved by the Invention) However, in such a digital control signal discrimination method, a signal received when the receiving condition is good and a signal received when the receiving condition is bad have the same reliability. Since data verification and majority voting are carried out by using a digital control signal, there is a problem in that the reliability of the digital control signal becomes low.
本発明は、このような問題に鑑みてなされたもので、信
頼性の高いディジタル制御信号が得られる、優れたディ
ジタル制御信号判別装置を提供することを目的としてい
る。The present invention has been made in view of such problems, and an object of the present invention is to provide an excellent digital control signal discriminating device that can obtain highly reliable digital control signals.
（問題点を解決するための手段） 本発明は、受信した信号を復調する復調手段と。(Means for solving problems) The present invention includes a demodulating means for demodulating a received signal.
復調された信号の内、連送されてきたフレーム構成のア
ナログ制御信号を量子化するアナログ・ディジタル変換
手段と、各フレーム毎に、アナログ制御信号の量子化デ
ータの和を２値判定して、ディジタル制御信号を出力す
る制御信号軟判定復号手段とからなるものである。Among the demodulated signals, an analog-to-digital conversion means quantizes an analog control signal having a frame structure that is continuously transmitted, and a binary judgment is made on the sum of quantized data of the analog control signal for each frame, and control signal soft decision decoding means for outputting a digital control signal.
（作 用）
本発明によれば、復調手段から出力されたアナログ制御
信号を、アナログ・ディジタル変換手段によって数ビッ
トに量子化した上、制御信号軟判定復号手段において、
制御信号の量子化データの和に基づいて、各フレーム毎
に２値判定する。換言すると、復調手段から出力された
アナログ制御信号を直接的に２値判定せずに、アナログ
・ディジタル変換手段で量子化したディジタル制御信号
の信号レベルで表現す“ると共に、制御信号軟判定復号
手段において、制御信号の運送を利用して、フレーム内
の同位置にあるディジタル信号を受信した時の量子化デ
ータの和を２値判定するので。(Function) According to the present invention, the analog control signal output from the demodulation means is quantized into several bits by the analog-to-digital conversion means, and then the control signal soft-decision decoding means quantizes the analog control signal output from the demodulation means.
A binary decision is made for each frame based on the sum of the quantized data of the control signal. In other words, the analog control signal output from the demodulation means is expressed by the signal level of the digital control signal quantized by the analog-to-digital conversion means without directly making a binary decision, and the control signal is soft-decision decoded. In this method, the sum of quantized data when receiving digital signals at the same position within a frame is determined in a binary manner using the control signal transport.
制御信号軟判定復号手段から出力されるディジタル制御
信号の信頼性が高くなる。The reliability of the digital control signal output from the control signal soft decision decoding means is increased.
（実施例）
以下、図面を参照しながら１本発明の実施例を詳細に説
明する。(Example) Hereinafter, an example of the present invention will be described in detail with reference to the drawings.
第１図は本発明の一実施例の構成を示すもので、１は受
信した信号を復調する復調器、４は復調された信号の内
、アナログ制御信号を数ビットに量子化するアナログ・
ディジタル変換器、５は、量子化されたデータをフレー
ム単位で菩えておき、連送されてきたアナログ制御信号
を全て受信すると、軟判定復号を開始する制御信号軟判
定復号器である。FIG. 1 shows the configuration of an embodiment of the present invention, where 1 is a demodulator that demodulates a received signal, and 4 is an analog control signal that quantizes an analog control signal of the demodulated signal into several bits.
The digital converter 5 is a control signal soft-decision decoder that converts quantized data frame by frame and starts soft-decision decoding when all continuously transmitted analog control signals are received.
−このようにも４成された本実施例では、先ず、復調器
１から出力されたアナログ制御信号を、アナログ・ディ
ジタル変換器４において数ビットに量子化する６次に、
制御信号軟判定復号器５において、各フレームの同位置
で量子化されたデータを各判定時に足して、その和が°
゛０”であるか、′ｌ”であるかを判定する、即ち２値
判定を行うことにより、ディジタル制御信号を出力する
。- In this embodiment, which is constructed as described above, first, the analog control signal output from the demodulator 1 is quantized into several bits in the analog-to-digital converter 4.
In the control signal soft decision decoder 5, data quantized at the same position in each frame is added at each decision time, and the sum is
A digital control signal is output by determining whether it is "0" or "l", that is, by performing a binary determination.
例えば、アナログ・ディジタル変換器４でアナログ制御
信号を３ビツトに量子化、即ち８レベルに量子化すると
、制御信号２連送を考えた時、２つのフレームの同位置
の量子化レベルが７と４とであれば、その和は１１とな
る。そこで、量子化レベルの和が１０以上の時の判定値
をｕｌ”、１０未満の時の判定値を”０”とすると、こ
の場合の判定値は１１１”となる。For example, if the analog control signal is quantized to 3 bits, that is, 8 levels, by the analog-to-digital converter 4, and considering two consecutive transmissions of the control signal, the quantization level at the same position in the two frames will be 7. 4, the sum is 11. Therefore, if the determination value when the sum of the quantization levels is 10 or more is ul'', and the determination value when it is less than 10 is 0, then the determination value in this case is 111''.
（発明の効果）
以上説明したように、本発明によれば、連送された制御
信号を、アナログ・ディジタル変換器と°制御信号軟判
定復号器とを用いて、ビット毎に軟判定復号するように
したものであり、単なるビット毎の多数決やフレーム照
合を用いた判定方法に比べて、制御信号軟判定復号手段
から出力されるディジタル制御信号の信頼性が高くなり
、結果として、信頼性の高い制御信号が受信できるとい
う効果がある。(Effects of the Invention) As described above, according to the present invention, continuously transmitted control signals are soft-decision decoded bit by bit using an analog-to-digital converter and a control signal soft-decision decoder. Compared to determination methods using simple bit-by-bit majority voting or frame matching, the reliability of the digital control signal output from the control signal soft-decision decoding means is increased, and as a result, the reliability is improved. This has the effect of allowing high control signals to be received.
第１図は本発明の一実施例の構成を示すブロック図、第
２図は受信機における従来のディジタル制御信号判別装
置の構成を示すブロック図である。
１ ・・・復調器、 ２・・・識別器、 ３・・・制御
（２号検出器、 ４・・・アナログ・ディジタル変換器
、 ５・・・制御信号軟判定復号器。
特許出願人 松下電器産業株式会社FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention, and FIG. 2 is a block diagram showing the configuration of a conventional digital control signal discrimination device in a receiver. 1... Demodulator, 2... Discriminator, 3... Control (No. 2 detector, 4... Analog-to-digital converter, 5... Control signal soft decision decoder. Patent applicant Matsushita Denki Sangyo Co., Ltd.
Claims (1)
ナログ制御信号を量子化するアナログ・ディジタル変換
手段と、 前記各フレーム毎に、前記アナログ制御信号の量子化デ
ータの和を２値判定して、ディジタル制御信号を出力す
る制御信号軟判定復号手段とが具備されていることを特
徴とするディジタル制御信号判別装置。[Claims] Demodulating means for demodulating a received signal; analog-to-digital converting means for quantizing an analog control signal having a frame structure that is continuously transmitted among the demodulated signals; and for each of the frames. , control signal soft decision decoding means for making a binary decision on the sum of quantized data of the analog control signal and outputting a digital control signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30878387A JPH01151332A (en) | 1987-12-08 | 1987-12-08 | Digital control signal discrimination device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30878387A JPH01151332A (en) | 1987-12-08 | 1987-12-08 | Digital control signal discrimination device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01151332A true JPH01151332A (en) | 1989-06-14 |
Family
ID=17985250
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP30878387A Pending JPH01151332A (en) | 1987-12-08 | 1987-12-08 | Digital control signal discrimination device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01151332A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002091656A1 (en) * | 2001-04-25 | 2002-11-14 | Mitsubishi Denki Kabushiki Kaisha | Data decoding method |
| US6519740B1 (en) | 1997-05-20 | 2003-02-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Bit detection method in a radio communications system |
| JP2005051713A (en) * | 2003-07-31 | 2005-02-24 | Mitsubishi Electric Corp | Packet transmission method and communication device |
| WO2006011205A1 (en) * | 2004-07-29 | 2006-02-02 | Mitsubishi Denki Kabushiki Kaisha | Automatic retransmission control method and transmitter apparatus therefor |
-
1987
- 1987-12-08 JP JP30878387A patent/JPH01151332A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6519740B1 (en) | 1997-05-20 | 2003-02-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Bit detection method in a radio communications system |
| WO2002091656A1 (en) * | 2001-04-25 | 2002-11-14 | Mitsubishi Denki Kabushiki Kaisha | Data decoding method |
| JP2005051713A (en) * | 2003-07-31 | 2005-02-24 | Mitsubishi Electric Corp | Packet transmission method and communication device |
| WO2006011205A1 (en) * | 2004-07-29 | 2006-02-02 | Mitsubishi Denki Kabushiki Kaisha | Automatic retransmission control method and transmitter apparatus therefor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5815507A (en) | Error detector circuit for digital receiver using variable threshold based on signal quality | |
| JP2919072B2 (en) | Error detection system | |
| CA2070997C (en) | Error detection system | |
| EP0777354A3 (en) | Digital transmission apparatus using differential coding and forward error correction | |
| KR100344605B1 (en) | Bad frame detector and turbo decoder | |
| EP0792040A3 (en) | Data receiving apparatus | |
| US8498355B2 (en) | Device and method for correcting a data error in communication path | |
| JPH01151332A (en) | Digital control signal discrimination device | |
| US4829523A (en) | Error masking in digital signal transmission | |
| JPH04278743A (en) | Data transmitter | |
| US8494071B2 (en) | Device and method for correcting a data error in communication path | |
| US5615297A (en) | Transmission system for coded speech signals and/or voiceband data | |
| JPH05129862A (en) | Reception agc circuit | |
| KR100636975B1 (en) | Demodulator in soft decision channel decoding device and method thereof | |
| JP2751271B2 (en) | Digital transceiver | |
| JP3274781B2 (en) | Time diversity receiver | |
| JPH0685513B2 (en) | Data retransmission transmission method | |
| JP2681399B2 (en) | Three-value / two-value converter | |
| SU1307600A1 (en) | Device for reception of data signals | |
| JP2584079B2 (en) | Majority logic code decoder | |
| JPH0267014A (en) | Encoder/decoder | |
| JPH08316920A (en) | Digital radio communication device | |
| JPH04117821A (en) | Data transmitter | |
| JP2998426B2 (en) | Audio transmission device | |
| JPH03171825A (en) | Three-value/binary conversion device |