JP7323409B2 - 基板処理方法、及び、プラズマ処理装置 - Google Patents
基板処理方法、及び、プラズマ処理装置 Download PDFInfo
- Publication number
- JP7323409B2 JP7323409B2 JP2019181500A JP2019181500A JP7323409B2 JP 7323409 B2 JP7323409 B2 JP 7323409B2 JP 2019181500 A JP2019181500 A JP 2019181500A JP 2019181500 A JP2019181500 A JP 2019181500A JP 7323409 B2 JP7323409 B2 JP 7323409B2
- Authority
- JP
- Japan
- Prior art keywords
- gas
- substrate
- film
- cross
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/3244—Gas supply means
- H01J37/32449—Gas control, e.g. control of the gas flow
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/3244—Gas supply means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/32798—Further details of plasma apparatus not provided for in groups H01J37/3244 - H01J37/32788; special provisions for cleaning or maintenance of the apparatus
- H01J37/32816—Pressure
- H01J37/32834—Exhausting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/332—Coating
- H01J2237/3321—CVD [Chemical Vapor Deposition]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
- H01J2237/3341—Reactive etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Analytical Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Drying Of Semiconductors (AREA)
Description
この場合、方法MT1は、プラズマ処理装置1の制御部80によって実行され得る。
Claims (16)
- a)チャンバ内に基板を提供する工程と、
b)前記基板の表面に有機膜を形成する工程と、
c)前記b)の後に、処理ガスのプラズマを用いて、エッチング領域をエッチングする工程と、
を含み、
前記b)は、
b1)前記チャンバ内に有機化合物を含む第1のガスを供給し、前記基板に前駆体層を形成する工程と、
b2)前記チャンバ内に改質ガスを含む第2のガスを供給し、前記前駆体層及び前記第2のガスの少なくとも一方にエネルギーを供給して前記前駆体層を改質することによって、前記基板に有機膜を形成する工程と、
を含み、
前記基板は、前記エッチング領域、及び前記エッチング領域上に設けられたパターニングされた領域を有しており、前記エッチング領域は、前記パターニングされた領域の側面に囲まれており、
前記第2のガスは、NH結合を有する無機化合物ガス、不活性ガス、N 2 及びH 2 の混合ガス、H 2 Oガス並びにH 2 及びO 2 の混合ガスの群から選択される少なくとも一種の改質ガスを含む、
基板処理方法。 - 前記b2)において、前記第2のガスのプラズマを生成することによって、前記基板に前記有機膜を形成する、
請求項1に記載の基板処理方法。 - 前記b1)と前記b2)とは、交互に繰り返される、
請求項1又は2に記載の方法。 - d)前記c)の前に、前記パターニングされた領域の前記側面に沿った部分で前記有機膜が残されるように前記エッチング領域上に延在する前記有機膜をエッチングする工程、
を更に含む、
請求項1~3の何れか一項に記載の基板処理方法。 - e)前記b)の前に、処理ガスのプラズマを用いて、パターニングされた領域を介してエッチング領域を部分的にエッチングすることにより凹部を形成する工程、
を更に含む、
請求項1~4の何れか一項に記載の基板処理方法。 - 前記b1)において前記凹部の表面全体に前記前駆体層を形成しない、および/または、前記b2)において前記凹部の表面全体で前記前駆体層を改質しない、
請求項5に記載の基板処理方法。 - 前記有機膜は、前記基板の厚さ方向に沿って異なる厚さを有する、
請求項5又は6に記載の基板処理方法。 - d)前記b)の後に、前記有機膜をトリミングする工程、
を更に含み、
前記b)において、前記有機膜は、前記側面に前記基板の厚さ方向に沿って異なる厚さを有するように形成される、
請求項1~3の何れか一項に記載の基板処理方法。 - e)前記b)の前に、前記側面の全体にコンフォーマルな有機膜を形成する工程を更に含む、
請求項8に記載の基板処理方法。 - 前記第1のガスは、エポキシド、カルボン酸、カルボン酸ハロゲン化物、無水カルボン酸、イソシアネート及びフェノール類の群から選択される少なくとも一種の有機化合物を含む、
請求項1~9の何れか一項に記載の基板処理方法。 - 前記第1のガスは、カルボン酸、カルボン酸ハロゲン化物及びイソシアネートの群から選択される少なくとも一種の有機化合物を含む、
請求項1~9の何れか一項に記載の基板処理方法。 - 前記第1のガスは、エポキシド、無水カルボン酸及びフェノール類の群から選択される少なくとも一種の有機化合物を含み、前記第2のガスは、NH結合を有する無機化合物ガス、不活性ガス並びにN2及びH2の混合ガスの群から選択される少なくとも一種の改質ガスを含む、
請求項7~9の何れか一項に記載の基板処理方法。 - 前記NH結合を有する無機化合物ガスは、N2H2、N2H4及びNH3の群から選択される少なくとも一種である、
請求項1~6、12の何れか一項に記載の基板処理方法。 - 前記エッチング領域は、シリコン含有膜を含む、
請求項1~13の何れか一項に記載の基板処理方法。 - 前記有機膜を形成する前記工程及びエッチングする前記工程を、減圧雰囲気を維持して同一チャンバ内(in-situ)または同一システム内(in-system)で実行する、
請求項1~14の何れか一項に記載の基板処理方法。 - チャンバと、
基板が収容される前記チャンバの内部空間に高周波を供給するように構成される高周波電源と、
前記内部空間に第1のガス及び第2のガスを供給するように構成されるガスソース群と、
前記高周波電源及び前記ガスソース群を制御するように構成される制御部と、
を備え、
前記第1のガスは、有機化合物を含み、
前記第2のガスは、改質ガスを含み、
前記制御部は、前記基板が前記内部空間に収容された状態において、
前記チャンバ内に第1のガスを供給し、前記基板に前駆体層を形成し、
前記チャンバ内に第2のガスを供給し、前記前駆体層及び前記第2のガスの少なくとも一方にエネルギーを供給して前記前駆体層を改質することによって、前記基板に有機膜を形成し、
前記有機膜の形成後に、処理ガスのプラズマを用いて、エッチング領域をエッチングするように、
前記高周波電源及び前記ガスソース群を制御するように構成され、
前記基板は、前記エッチング領域、及び前記エッチング領域上に設けられたパターニングされた領域を有しており、前記エッチング領域は、前記パターニングされた領域の側面に囲まれており、
前記第2のガスは、NH結合を有する無機化合物ガス、不活性ガス、N 2 及びH 2 の混合ガス、H 2 Oガス並びにH 2 及びO 2 の混合ガスの群から選択される少なくとも一種の改質ガスを含む、
プラズマ処理装置。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019181500A JP7323409B2 (ja) | 2019-10-01 | 2019-10-01 | 基板処理方法、及び、プラズマ処理装置 |
TW109131984A TWI859334B (zh) | 2019-10-01 | 2020-09-17 | 基板處理方法及電漿處理裝置 |
CN202010993709.1A CN112599407A (zh) | 2019-10-01 | 2020-09-21 | 基片处理方法和等离子体处理装置 |
KR1020200126816A KR20210039308A (ko) | 2019-10-01 | 2020-09-29 | 기판 처리 방법 및 플라즈마 처리 장치 |
US17/039,295 US11469111B2 (en) | 2019-10-01 | 2020-09-30 | Substrate processing method and plasma processing apparatus |
US17/947,922 US20230018151A1 (en) | 2019-10-01 | 2022-09-19 | Substrate processing method and plasma processing apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019181500A JP7323409B2 (ja) | 2019-10-01 | 2019-10-01 | 基板処理方法、及び、プラズマ処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2021057525A JP2021057525A (ja) | 2021-04-08 |
JP7323409B2 true JP7323409B2 (ja) | 2023-08-08 |
Family
ID=75163394
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019181500A Active JP7323409B2 (ja) | 2019-10-01 | 2019-10-01 | 基板処理方法、及び、プラズマ処理装置 |
Country Status (5)
Country | Link |
---|---|
US (2) | US11469111B2 (ja) |
JP (1) | JP7323409B2 (ja) |
KR (1) | KR20210039308A (ja) |
CN (1) | CN112599407A (ja) |
TW (1) | TWI859334B (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10727045B2 (en) * | 2017-09-29 | 2020-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for manufacturing a semiconductor device |
KR20240164916A (ko) * | 2022-03-14 | 2024-11-21 | 램 리써치 코포레이션 | 고 종횡비 에칭을 위해 알데하이드 또는 이소시아네이트 화학 물질을 사용한 측벽 패시베이션 |
TW202431406A (zh) * | 2022-09-22 | 2024-08-01 | 日商東京威力科創股份有限公司 | 基板處理方法及基板處理裝置 |
US20240162042A1 (en) * | 2022-10-26 | 2024-05-16 | American Air Liquide, Inc. | Etching methods with alternating non-plasma and plasma etching processes |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008199028A (ja) | 2007-02-15 | 2008-08-28 | Air Products & Chemicals Inc | 誘電体膜の材料特性を高めるための活性化学的方法 |
JP2008538857A (ja) | 2005-03-08 | 2008-11-06 | ラム リサーチ コーポレーション | エッチングプロセスのための安定化したフォトレジスト構成 |
JP2013520830A (ja) | 2010-02-25 | 2013-06-06 | エスピーティーエス テクノロジーズ リミティド | ビア及びエッチングされた構造におけるコンフォーマル絶縁層の形成方法及びパターン形成方法 |
JP2014225501A (ja) | 2013-05-15 | 2014-12-04 | 東京エレクトロン株式会社 | プラズマエッチング方法及びプラズマエッチング装置 |
JP2015012196A (ja) | 2013-06-28 | 2015-01-19 | 株式会社日立国際電気 | 半導体装置の製造方法、基板処理装置およびプログラム |
US20160268141A1 (en) | 2014-12-04 | 2016-09-15 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
JP2017076784A (ja) | 2015-10-09 | 2017-04-20 | エーエスエム アイピー ホールディング ビー.ブイ. | 有機膜の気相堆積 |
US20170178920A1 (en) | 2014-12-04 | 2017-06-22 | Lam Research Corporation | Technique to tune sidewall passivation deposition conformality for high aspect ratio cylinder etch |
JP2019106490A (ja) | 2017-12-13 | 2019-06-27 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
JP2019114778A (ja) | 2017-12-25 | 2019-07-11 | 東京エレクトロン株式会社 | 基板を処理する方法 |
JP2020533808A (ja) | 2017-09-12 | 2020-11-19 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 化学エッチングによる選択的堆積の欠陥除去 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100480610B1 (ko) | 2002-08-09 | 2005-03-31 | 삼성전자주식회사 | 실리콘 산화막을 이용한 미세 패턴 형성방법 |
US20090056991A1 (en) * | 2007-08-31 | 2009-03-05 | Kuhr Werner G | Methods of Treating a Surface to Promote Binding of Molecule(s) of Interest, Coatings and Devices Formed Therefrom |
JP5357710B2 (ja) * | 2009-11-16 | 2013-12-04 | 東京エレクトロン株式会社 | 基板処理方法,基板処理装置,プログラムを記録した記録媒体 |
US20120149213A1 (en) * | 2010-12-09 | 2012-06-14 | Lakshminarayana Nittala | Bottom up fill in high aspect ratio trenches |
US9281207B2 (en) * | 2011-02-28 | 2016-03-08 | Inpria Corporation | Solution processible hardmasks for high resolution lithography |
JP5983162B2 (ja) * | 2012-01-25 | 2016-08-31 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
WO2014179694A1 (en) * | 2013-05-03 | 2014-11-06 | Applied Materials, Inc. | Optically tuned hardmask for multi-patterning applications |
JP6529357B2 (ja) * | 2015-06-23 | 2019-06-12 | 東京エレクトロン株式会社 | エッチング方法 |
US9721831B2 (en) * | 2015-12-03 | 2017-08-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for semiconductor planarization |
US20170178899A1 (en) * | 2015-12-18 | 2017-06-22 | Lam Research Corporation | Directional deposition on patterned structures |
JP2019114692A (ja) * | 2017-12-25 | 2019-07-11 | 東京エレクトロン株式会社 | 成膜方法 |
US11476123B2 (en) * | 2019-09-13 | 2022-10-18 | Tokyo Electron Limited | Etching method, plasma processing apparatus, and substrate processing system |
-
2019
- 2019-10-01 JP JP2019181500A patent/JP7323409B2/ja active Active
-
2020
- 2020-09-17 TW TW109131984A patent/TWI859334B/zh active
- 2020-09-21 CN CN202010993709.1A patent/CN112599407A/zh active Pending
- 2020-09-29 KR KR1020200126816A patent/KR20210039308A/ko active Pending
- 2020-09-30 US US17/039,295 patent/US11469111B2/en active Active
-
2022
- 2022-09-19 US US17/947,922 patent/US20230018151A1/en active Pending
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008538857A (ja) | 2005-03-08 | 2008-11-06 | ラム リサーチ コーポレーション | エッチングプロセスのための安定化したフォトレジスト構成 |
JP2008199028A (ja) | 2007-02-15 | 2008-08-28 | Air Products & Chemicals Inc | 誘電体膜の材料特性を高めるための活性化学的方法 |
JP2013520830A (ja) | 2010-02-25 | 2013-06-06 | エスピーティーエス テクノロジーズ リミティド | ビア及びエッチングされた構造におけるコンフォーマル絶縁層の形成方法及びパターン形成方法 |
JP2014225501A (ja) | 2013-05-15 | 2014-12-04 | 東京エレクトロン株式会社 | プラズマエッチング方法及びプラズマエッチング装置 |
JP2015012196A (ja) | 2013-06-28 | 2015-01-19 | 株式会社日立国際電気 | 半導体装置の製造方法、基板処理装置およびプログラム |
US20160268141A1 (en) | 2014-12-04 | 2016-09-15 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
US20170178920A1 (en) | 2014-12-04 | 2017-06-22 | Lam Research Corporation | Technique to tune sidewall passivation deposition conformality for high aspect ratio cylinder etch |
JP2017076784A (ja) | 2015-10-09 | 2017-04-20 | エーエスエム アイピー ホールディング ビー.ブイ. | 有機膜の気相堆積 |
JP2020533808A (ja) | 2017-09-12 | 2020-11-19 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 化学エッチングによる選択的堆積の欠陥除去 |
JP2019106490A (ja) | 2017-12-13 | 2019-06-27 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
JP2019114778A (ja) | 2017-12-25 | 2019-07-11 | 東京エレクトロン株式会社 | 基板を処理する方法 |
Also Published As
Publication number | Publication date |
---|---|
US20210098263A1 (en) | 2021-04-01 |
JP2021057525A (ja) | 2021-04-08 |
US11469111B2 (en) | 2022-10-11 |
CN112599407A (zh) | 2021-04-02 |
TW202117848A (zh) | 2021-05-01 |
KR20210039308A (ko) | 2021-04-09 |
TWI859334B (zh) | 2024-10-21 |
US20230018151A1 (en) | 2023-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7323409B2 (ja) | 基板処理方法、及び、プラズマ処理装置 | |
CN110544628A (zh) | 对膜进行蚀刻的方法和等离子体处理装置 | |
EP1865548A1 (en) | Method for producing silicon oxide film, control program thereof, recording medium and plasma processing apparatus | |
US10781519B2 (en) | Method and apparatus for processing substrate | |
JP7336365B2 (ja) | 膜をエッチングする方法及びプラズマ処理装置 | |
US11355350B2 (en) | Etching method, substrate processing apparatus, and substrate processing system | |
JP7145031B2 (ja) | 基板を処理する方法、プラズマ処理装置、及び基板処理装置 | |
CN112838004A (zh) | 蚀刻方法以及蚀刻装置 | |
US10811274B2 (en) | Etching method and plasma processing apparatus | |
US20220262645A1 (en) | Etching method, substrate processing apparatus, and substrate processing system | |
JP7357528B2 (ja) | エッチング方法及びエッチング装置 | |
US11569094B2 (en) | Etching method and plasma processing apparatus | |
KR20180124754A (ko) | 에칭 방법 | |
KR20230127373A (ko) | 피처리체를 처리하는 방법 | |
JP2023551182A (ja) | 堆積残留物制御のためのシステム及び方法 | |
WO2020022045A1 (ja) | エッチング方法及びエッチング装置 | |
TWI874452B (zh) | 基板處理方法、半導體元件之製造方法及電漿處理裝置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220628 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20230419 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230425 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230622 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230627 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230727 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7323409 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |