JP4529978B2 - 配線基板、配線材料、及び銅張積層板、及び配線基板の製造方法 - Google Patents
配線基板、配線材料、及び銅張積層板、及び配線基板の製造方法 Download PDFInfo
- Publication number
- JP4529978B2 JP4529978B2 JP2006547643A JP2006547643A JP4529978B2 JP 4529978 B2 JP4529978 B2 JP 4529978B2 JP 2006547643 A JP2006547643 A JP 2006547643A JP 2006547643 A JP2006547643 A JP 2006547643A JP 4529978 B2 JP4529978 B2 JP 4529978B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- electrically insulating
- wiring board
- conductive paste
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
- H05K3/384—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal by plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0352—Differences between the conductors of different layers of a multilayer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0373—Conductors having a fine structure, e.g. providing a plurality of contact points with a structured tool
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09827—Tapered, e.g. tapered hole, via or groove
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/025—Abrading, e.g. grinding or sand blasting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0307—Providing micro- or nanometer scale roughness on a metal surface, e.g. by plating of nodules or dendrites
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0353—Making conductive layer thin, e.g. by etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/465—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer having channels for the next circuit layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Manufacturing Of Printed Wiring (AREA)
Description
図1Aは本発明の実施の形態1にかかる両面の配線基板の構成を示す断面図である。電気絶縁性基材1には貫通孔3が形成されており、この貫通孔3には導電性ペースト4が充填されている。この導電性ペースト4によって貫通孔3の両端に形成された配線11、配線12を電気的に接続している。
次に本発明の実施の形態2にかかる多層の配線基板について示す。なお、既に先に述べた実施の形態と重複する部分については、簡略化して説明することにする。
次に、本発明にかかる両面の配線基板の製造ステップについて、図5A乃至図5Fを参照しながら説明する。なお、従来例で既に述べた部分については、簡略化して説明することにする。
次に、本発明にかかる多層の配線基板の製造ステップについて、図7A乃至図7Iを参照しながら説明する。なお、実施の形態3と重複する部分については、簡略化して説明することにする。
2 保護フィルム
3 貫通孔
4,9 導電性ペースト
5,15,16 配線材料
6 両面配線基板
11,12 配線
13 導電性粒子
14 粒状凸部
Claims (9)
- 電気絶縁性基材と、前記電気絶縁性基材に形成された貫通孔と、前記貫通孔に充填された導電性ペーストと、前記電気絶縁性基材の片面または両面に配置され前記導電性ペーストと電気的に接続される配線とを備え、前記配線における前記導電性ペーストと接する界面は、凹凸表面に更に複数の粒状凸部が形成され、前記凹凸表面は、曲線凹凸平均間隔Smが、前記導電性ペースト内の導電性粒子の平均粒径の2倍以上かつ10倍以下であり、前記複数の粒状凸部は、前記凹凸表面の凸部の頂点付近に密集して形成され、前記配線に用いられる配線材料は電解銅箔であることを特徴とする配線基板。
- 前記配線は、前記電気絶縁性基材の両面に備えられ、前記両面において互いに厚みが異なることを特徴とする請求項1に記載の配線基板。
- 貫通孔に充填された導電性ペーストを備えた電気絶縁性基材の片面または両面に配置されて前記導電性ペーストと電気的に接続するために用いられる電解銅箔からなる配線材料であって、前記導電性ペーストと接する面は、凹凸表面に更に複数の粒状凸部が形成され、前記凹凸表面は、曲線凹凸平均間隔Smが、前記導電性ペースト内の導電性粒子の平均粒径の2倍以上かつ10倍以下であり、前記複数の粒状凸部は前記凹凸表面の凸部の頂点付近に密集して形成されていることを特徴とする配線材料。
- 貫通孔に充填された導電性ペーストを備えた電気絶縁性基板と、請求項3記載の配線材料とを積層したことを特徴とする銅張積層板。
- 電気絶縁性基材に貫通孔を形成する貫通孔形成ステップと、前記貫通孔に導電性ペーストを充填するペースト充填ステップと、前記電気絶縁性基材の片面または両面に配線材料を積層配置し、加熱加圧によって接着する熱プレスステップと、前記配線材料をエッチングし配線を形成するパターニングステップとを備え、前記配線材料は、前記導電性ペーストと接する界面が、凹凸表面に更に複数の粒状凸部が形成され、前記凹凸表面は、曲線凹凸平均間隔Smが、前記導電性ペースト内の導電性粒子の平均粒径の2倍以上かつ10倍以下であり、前記複数の粒状凸部は、前記凹凸表面の凸部の頂点付近に密集して形成され、前記配線材料は電解銅箔であることを特徴とする配線基板の製造方法。
- 前記配線材料は、前記電気絶縁性基材の両面に備えられ、前記両面において互いに厚みが異なることを特徴とする請求項5に記載の配線基板の製造方法。
- 前記配線材料は、前記電気絶縁性基材の両面に備えられ、更に、片面側の配線材料について、均一厚み除去するステップを備えることを特徴とする請求項5に記載の配線基板の製造方法。
- 前記配線材料は前記電気絶縁性基材の両面に備えられ、一方の面の前記界面は前記凹凸表面を有し、他方の面の前記界面は前記平坦表面を有することを特徴とする請求項5に記載の配線基板の製造方法。
- 前記電気絶縁性基材は複数層より成り、前記貫通孔形成ステップと前記ペースト充填ステップと前記熱プレスステップと前記パターニングステップとは、それぞれ複数回のステップを備えることを特徴とする請求項5に記載の配線基板の製造方法。
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005206428 | 2005-07-15 | ||
JP2005206426 | 2005-07-15 | ||
JP2005206428 | 2005-07-15 | ||
JP2005206426 | 2005-07-15 | ||
JP2005206427 | 2005-07-15 | ||
JP2005206427 | 2005-07-15 | ||
PCT/JP2006/313559 WO2007010758A1 (ja) | 2005-07-15 | 2006-07-07 | 配線基板、配線材料、及び銅張積層板、及び配線基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2007010758A1 JPWO2007010758A1 (ja) | 2009-01-29 |
JP4529978B2 true JP4529978B2 (ja) | 2010-08-25 |
Family
ID=37668640
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006547643A Expired - Fee Related JP4529978B2 (ja) | 2005-07-15 | 2006-07-07 | 配線基板、配線材料、及び銅張積層板、及び配線基板の製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7968803B2 (ja) |
EP (1) | EP1903840A4 (ja) |
JP (1) | JP4529978B2 (ja) |
KR (1) | KR20070073730A (ja) |
TW (1) | TW200718299A (ja) |
WO (1) | WO2007010758A1 (ja) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8877565B2 (en) * | 2007-06-28 | 2014-11-04 | Intel Corporation | Method of forming a multilayer substrate core structure using sequential microvia laser drilling and substrate core structure formed according to the method |
JP2009194143A (ja) * | 2008-02-14 | 2009-08-27 | Elpida Memory Inc | 半導体装置 |
DE102011075009B4 (de) * | 2011-04-29 | 2019-11-14 | Continental Automotive Gmbh | Auf einem Träger angeordnete Kontaktfläche zur Verbindung mit einer auf einem weiteren Träger angeordneten Gegenkontaktfläche |
JP5719740B2 (ja) * | 2011-09-30 | 2015-05-20 | 株式会社日立製作所 | 配線材料および、それを用いた半導体モジュール |
WO2013111995A1 (ko) * | 2012-01-27 | 2013-08-01 | 주식회사 아모그린텍 | 다층 인쇄 회로 기판 및 이의 제조 방법 |
JP5986801B2 (ja) * | 2012-05-23 | 2016-09-06 | 日本発條株式会社 | ディスク装置用サスペンションの配線部材と、ディスク装置用サスペンション |
EP3090285B1 (en) * | 2013-12-30 | 2019-11-06 | PGS Geophysical AS | Control system for marine vibrators to reduce friction effects |
JP6406598B2 (ja) * | 2014-07-24 | 2018-10-17 | 学校法人福岡大学 | プリント配線板及びその製造方法 |
WO2016121972A1 (ja) * | 2015-01-30 | 2016-08-04 | 株式会社フジクラ | 配線体、配線基板、及びタッチセンサ |
US10685943B2 (en) * | 2015-05-14 | 2020-06-16 | Mediatek Inc. | Semiconductor chip package with resilient conductive paste post and fabrication method thereof |
KR20160140258A (ko) * | 2015-05-29 | 2016-12-07 | 삼성전기주식회사 | 패키지용 수지 조성물, 이를 이용한 절연 필름 및 인쇄회로기판 |
US11812562B2 (en) * | 2021-08-30 | 2023-11-07 | International Business Machines Corporation | Creating a standoff for a low-profile component without adding a process step |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000068620A (ja) * | 1998-08-25 | 2000-03-03 | Matsushita Electric Ind Co Ltd | 回路基板及びその製造方法 |
JP2001102754A (ja) * | 1999-09-30 | 2001-04-13 | Kyocera Corp | 多層配線基板 |
JP2001308534A (ja) * | 2000-04-26 | 2001-11-02 | Matsushita Electric Ind Co Ltd | 配線基板及びその製造方法 |
JP2001345528A (ja) * | 2000-06-02 | 2001-12-14 | Matsushita Electric Ind Co Ltd | 配線基板とその製造方法 |
JP2003008161A (ja) * | 2001-06-26 | 2003-01-10 | Matsushita Electric Ind Co Ltd | 導電体、および回路基板 |
JP2004281621A (ja) * | 2003-03-14 | 2004-10-07 | Nec Saitama Ltd | 配線基板 |
JP2005101398A (ja) * | 2003-09-26 | 2005-04-14 | Mitsui Mining & Smelting Co Ltd | 銀系被覆層付銅箔及びその銀系被覆層付銅箔を用いた銅張積層板 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2601128B2 (ja) | 1992-05-06 | 1997-04-16 | 松下電器産業株式会社 | 回路形成用基板の製造方法および回路形成用基板 |
US5403672A (en) * | 1992-08-17 | 1995-04-04 | Hitachi Chemical Co., Ltd. | Metal foil for printed wiring board and production thereof |
EP1220588B1 (en) * | 1999-07-12 | 2006-09-13 | Ibiden Co., Ltd. | Method of manufacturing printed-circuit board |
JP3306404B2 (ja) * | 2000-01-28 | 2002-07-24 | 三井金属鉱業株式会社 | 表面処理銅箔の製造方法及びその製造方法で得られた表面処理銅箔を用いた銅張積層板 |
JP3690962B2 (ja) * | 2000-04-26 | 2005-08-31 | 三井金属鉱業株式会社 | キャリア箔付電解銅箔及びそのキャリア箔付電解銅箔の製造方法並びに銅張積層板 |
JP3261119B2 (ja) * | 2000-05-16 | 2002-02-25 | 三井金属鉱業株式会社 | プリント配線板の製造方法 |
JP4062907B2 (ja) * | 2001-11-12 | 2008-03-19 | 松下電器産業株式会社 | 回路基板およびその製造方法 |
TW200420208A (en) * | 2002-10-31 | 2004-10-01 | Furukawa Circuit Foil | Ultra-thin copper foil with carrier, method of production of the same, and printed circuit board using ultra-thin copper foil with carrier |
JP4226927B2 (ja) * | 2003-02-18 | 2009-02-18 | 三井金属鉱業株式会社 | キャパシタ層形成用の両面銅張積層板の製造方法 |
-
2006
- 2006-07-07 WO PCT/JP2006/313559 patent/WO2007010758A1/ja active Application Filing
- 2006-07-07 EP EP06767969.6A patent/EP1903840A4/en not_active Withdrawn
- 2006-07-07 KR KR1020077003327A patent/KR20070073730A/ko not_active Ceased
- 2006-07-07 JP JP2006547643A patent/JP4529978B2/ja not_active Expired - Fee Related
- 2006-07-07 US US11/658,877 patent/US7968803B2/en not_active Expired - Fee Related
- 2006-07-13 TW TW095125656A patent/TW200718299A/zh not_active IP Right Cessation
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000068620A (ja) * | 1998-08-25 | 2000-03-03 | Matsushita Electric Ind Co Ltd | 回路基板及びその製造方法 |
JP2001102754A (ja) * | 1999-09-30 | 2001-04-13 | Kyocera Corp | 多層配線基板 |
JP2001308534A (ja) * | 2000-04-26 | 2001-11-02 | Matsushita Electric Ind Co Ltd | 配線基板及びその製造方法 |
JP2001345528A (ja) * | 2000-06-02 | 2001-12-14 | Matsushita Electric Ind Co Ltd | 配線基板とその製造方法 |
JP2003008161A (ja) * | 2001-06-26 | 2003-01-10 | Matsushita Electric Ind Co Ltd | 導電体、および回路基板 |
JP2004281621A (ja) * | 2003-03-14 | 2004-10-07 | Nec Saitama Ltd | 配線基板 |
JP2005101398A (ja) * | 2003-09-26 | 2005-04-14 | Mitsui Mining & Smelting Co Ltd | 銀系被覆層付銅箔及びその銀系被覆層付銅箔を用いた銅張積層板 |
Also Published As
Publication number | Publication date |
---|---|
TWI344323B (ja) | 2011-06-21 |
US7968803B2 (en) | 2011-06-28 |
TW200718299A (en) | 2007-05-01 |
KR20070073730A (ko) | 2007-07-10 |
US20100032202A1 (en) | 2010-02-11 |
JPWO2007010758A1 (ja) | 2009-01-29 |
WO2007010758A1 (ja) | 2007-01-25 |
EP1903840A1 (en) | 2008-03-26 |
EP1903840A4 (en) | 2013-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4529978B2 (ja) | 配線基板、配線材料、及び銅張積層板、及び配線基板の製造方法 | |
JP5010737B2 (ja) | プリント配線板 | |
JP4935139B2 (ja) | 多層プリント配線板 | |
US9167692B2 (en) | Wiring board, semiconductor device, and method of manufacturing wiring board | |
WO2004103039A1 (ja) | 両面配線基板および両面配線基板の製造方法並びに多層配線基板 | |
KR20080044174A (ko) | 반도체 패키지 및 그 제조방법 | |
KR20120108952A (ko) | 회로 기판의 제조 방법 및 전자 장치의 제조 방법 | |
US20160255717A1 (en) | Multilayer wiring board | |
JP2005236067A (ja) | 配線基板と配線基板の製造方法、および半導パッケージ | |
WO2013061500A1 (ja) | フレキシブル配線基板およびその製造方法 | |
JP4917271B2 (ja) | 配線基板の製造方法 | |
CN100591193C (zh) | 布线基板、布线材料、覆铜层压板以及布线基板的制造方法 | |
JP4396493B2 (ja) | 配線基板の製造方法 | |
JP6715618B2 (ja) | プリント配線板 | |
JP5432800B2 (ja) | 配線基板の製造方法 | |
JP4863076B2 (ja) | 配線基板及びその製造方法 | |
JP2023136298A (ja) | 多層基板、多層基板の製造方法及び電子機器 | |
JP2012169486A (ja) | 基材、配線板、基材の製造方法及び配線板の製造方法 | |
KR100797669B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
JP3705573B2 (ja) | 配線基板の製造方法 | |
JP5134713B2 (ja) | 配線基板 | |
KR20140025824A (ko) | 전자 칩이 내장된 회로기판의 제조 방법 | |
JP2016154195A (ja) | 多層配線板 | |
JP2005260012A (ja) | 両面配線基板及び多層配線基板の製造方法 | |
TWI420989B (zh) | 印刷電路板及其製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090818 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091019 |
|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20091127 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100302 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100421 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100518 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100531 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130618 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees | ||
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061208 |