[go: up one dir, main page]

JP3156483B2 - Method of forming bump - Google Patents

Method of forming bump

Info

Publication number
JP3156483B2
JP3156483B2 JP00114394A JP114394A JP3156483B2 JP 3156483 B2 JP3156483 B2 JP 3156483B2 JP 00114394 A JP00114394 A JP 00114394A JP 114394 A JP114394 A JP 114394A JP 3156483 B2 JP3156483 B2 JP 3156483B2
Authority
JP
Japan
Prior art keywords
cream solder
bump
electronic component
substrate
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP00114394A
Other languages
Japanese (ja)
Other versions
JPH07201869A (en
Inventor
忠彦 境
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP00114394A priority Critical patent/JP3156483B2/en
Publication of JPH07201869A publication Critical patent/JPH07201869A/en
Application granted granted Critical
Publication of JP3156483B2 publication Critical patent/JP3156483B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、チップや基板などの電
子部品の表面に形成された電極上にバンプを形成するバ
ンプの形成方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for forming a bump on an electrode formed on the surface of an electronic component such as a chip or a substrate.

【0002】[0002]

【従来の技術】チップやチップが搭載される基板を小型
高密度化するための手段として、チップや基板などの電
子部品の表面に電極をマトリクス状に多数個形成し、こ
の電極上にバンプ(突出電極)を形成する方法が知られ
ている。またバンプの形成方法として、スクリーン印刷
手段により電極上にクリーム半田を塗布した後、電子部
品をリフロー装置の加熱炉で加熱することにより、クリ
ーム半田を溶融固化させてバンプを形成する方法が知ら
れている。
2. Description of the Related Art As a means for increasing the size and density of a chip or a substrate on which the chip is mounted, a large number of electrodes are formed in a matrix on the surface of an electronic component such as a chip or a substrate. A method for forming a protruding electrode is known. Further, as a method of forming a bump, a method is known in which cream solder is applied to an electrode by screen printing means, and then the electronic component is heated in a heating furnace of a reflow device to melt and solidify the cream solder to form a bump. ing.

【0003】[0003]

【発明が解決しようとする課題】スクリーン印刷手段に
よれば、バンプを低コストで作業性よく形成できる利点
があるが、クリーム半田をリフロー装置の加熱炉で加熱
して溶融させた際に、溶融したクリーム半田が流動して
相隣る電極上のクリーム半田同士が一体化し、過大なバ
ンプが生じたり、相隣る電極上のバンプ同士が短絡する
ブリッジを生じやすいという問題点があった。次に図2
(a),(b),(c)を参照しながらその理由を詳述
する。
According to the screen printing means, there is an advantage that bumps can be formed at low cost and with good workability. However, when the cream solder is melted by being heated in a heating furnace of a reflow apparatus, the melting point is reduced. There is a problem that the cream solder flows and the cream solders on the adjacent electrodes are integrated with each other, so that an excessive bump is generated or a bridge in which the bumps on the adjacent electrodes are short-circuited easily occurs. Next, FIG.
The reason will be described in detail with reference to (a), (b), and (c).

【0004】図2(a),(b),(c)は従来のバン
プの形成方法の説明図であって、バンプが形成される基
板の部分断面を示している。まず図2(a)に示すよう
に、基板1の表面に形成された電極2上にスクリーン印
刷手段によりクリーム半田3を塗布する。4は電極2の
間に形成されたレジスト膜である。クリーム半田3を塗
布するスクリーン印刷手段としては、例えば特開平3−
20099号公報に記載されたものが知られている。
FIGS. 2 (a), 2 (b) and 2 (c) are explanatory views of a conventional bump forming method, and show a partial cross section of a substrate on which bumps are formed. First, as shown in FIG. 2A, a cream solder 3 is applied on an electrode 2 formed on a surface of a substrate 1 by screen printing means. Reference numeral 4 denotes a resist film formed between the electrodes 2. The screen printing means for applying the cream solder 3 is disclosed in, for example,
The one described in JP-A-200099 is known.

【0005】次にこの基板1をリフロー装置の加熱炉へ
送り、クリーム半田3を加熱処理する。リフロー装置と
しては、例えば特開平2−263570号公報に記載さ
れたものが知られている。図2(b)はリフロー中の基
板1の部分断面を示すものであって、図示するようにク
リーム半田3を加熱すると、クリーム半田3は溶融して
側方へ流動化するため、相隣る電極2上のクリーム半田
3同士がつながってしまう。そして溶融したクリーム半
田3は半田内圧の小さい側(本例では右側)へ次第に吸
い寄せられ(破線矢印参照)、図2(c)において実線
で示すように右側の電極2上に過大なバンプ3dが生じ
たり、あるいは破線で示すように電極2上に不良形状の
バンプ3bとブリッジ3cが生じやすいという問題点が
あった。
Next, the substrate 1 is sent to a heating furnace of a reflow apparatus, and the cream solder 3 is heated. As a reflow apparatus, for example, an apparatus described in Japanese Patent Application Laid-Open No. 2-263570 is known. FIG. 2B shows a partial cross section of the substrate 1 during reflow. When the cream solder 3 is heated as shown in the figure, the cream solder 3 is melted and fluidized to the side. The cream solders 3 on the electrodes 2 are connected. Then, the melted cream solder 3 is gradually attracted to the side where the internal pressure of the solder is small (the right side in this example) (see the broken arrow), and as shown by the solid line in FIG. There is a problem that the bumps 3b and the bridges 3c are formed on the electrode 2 as shown in FIG.

【0006】しかし、近年は高集積・高密度化の要請か
ら電極は次第に狭ピッチ化する傾向にあり、またバンプ
が固着される相手方電子部品の電極にバンプをしっかり
固着するためにはバンプの体積をより大きくすることが
望ましいが、このように電極が狭ピッチ化するほどまた
バンプの体積が大きくなるほど、上記問題点は顕著化す
るものであった。また上記した問題点は、フリップチッ
プを形成するために、ウエハから切り出されたチップの
電極上にバンプを形成する場合にも同様に生じる。
However, in recent years, the pitch of electrodes has been gradually narrowed due to the demand for high integration and high density, and the volume of the bumps is required to firmly fix the bumps to the electrodes of the other electronic component to which the bumps are fixed. However, as the electrode pitch becomes narrower and the volume of the bump increases, the above problem becomes more prominent. In addition, the above-described problem similarly occurs when bumps are formed on electrodes of a chip cut out of a wafer in order to form a flip chip.

【0007】そこで本発明は上記従来方法の問題点を解
消し、チップや基板などの電子部品の電極上にバンプを
確実に形成できるバンプの形成方法を提供することを目
的とする。
Accordingly, an object of the present invention is to solve the problems of the conventional method and to provide a bump forming method capable of reliably forming a bump on an electrode of an electronic component such as a chip or a substrate.

【0008】[0008]

【課題を解決するための手段】このために本発明は、電
子部品の表面に形成された電極上にスクリーン印刷手段
によりクリーム半田を塗布した後、電子部品を表裏反転
させてクリーム半田が塗布された面を下面にし、電子部
品を加熱してクリーム半田を溶融させた後、冷却して固
化させることによりバンプを形成するようにしたもので
ある。
For this purpose, the present invention provides a method in which cream solder is applied to electrodes formed on the surface of an electronic component by screen printing means, and then the electronic component is turned upside down so that the cream solder is applied. The bumps are formed by heating the electronic component to melt the cream solder, and then cooling and solidifying it to form the bumps.

【0009】[0009]

【作用】上記構成によれば、電子部品を表裏反転させて
クリーム半田を下面にして溶融させるので、溶融したク
リーム半田は重力によって垂れ下った状態となり、した
がって溶融したクリーム半田が側方へ流動してクリーム
半田同士がつながることはなく、ブリッジの発生を確実
に防止して、各電極上に互いに独立したバンプを確実に
形成できる。
According to the above construction, the electronic component is turned upside down and the cream solder is melted on the lower surface, so that the melted cream solder hangs down due to gravity, so that the melted cream solder flows to the side. Thus, the cream solders are not connected to each other, and the occurrence of bridges is reliably prevented, so that independent bumps can be reliably formed on each electrode.

【0010】[0010]

【実施例】次に、図面を参照しながら本発明の一実施例
を説明する。図1(a),(b),(c),(d)は本
発明の一実施例のバンプの形成方法の説明図であって、
工程順に示している。まず図1(a)に示すように、基
板1の電極2上にスクリーン印刷手段によりクリーム半
田3を塗布する。
Next, an embodiment of the present invention will be described with reference to the drawings. FIGS. 1A, 1B, 1C, and 1D are explanatory views of a bump forming method according to one embodiment of the present invention.
It is shown in the order of steps. First, as shown in FIG. 1A, a cream solder 3 is applied on an electrode 2 of a substrate 1 by screen printing means.

【0011】次に図1(b)に示すように基板1を表裏
反転させ、クリーム半田3が塗布された面を下面にして
リフロー装置の加熱炉へ送り、基板1を加熱する。する
とクリーム半田3は徐々に溶融し、自身の表面張力によ
り次第に球形になるが(図1(c)参照)、溶融したク
リーム半田3は重力により垂れ下った状態となる。した
がって上記従来例のように溶融したクリーム半田3が側
方へ流動して、相隣る電極2上のクリーム半田3同士が
つながることはない。次に基板1は冷却されてクリーム
半田3は固化し、図1(c)に示す略球形のバンプ3a
が出来上る。出来上ったバンプ3aは互いにつながるこ
となく独立している。なお上記実施例は、電子部品とし
て基板1を例にとって説明したが、本発明はフリップチ
ップを製造するためにチップの電極にバンプを形成する
方法にも適用できる。
Next, as shown in FIG. 1 (b), the substrate 1 is turned upside down and sent to a heating furnace of a reflow apparatus with the surface on which the cream solder 3 is applied facing downward, and the substrate 1 is heated. Then, the cream solder 3 gradually melts and gradually becomes spherical due to its own surface tension (see FIG. 1C), but the melted cream solder 3 hangs down due to gravity. Therefore, unlike the conventional example, the melted cream solder 3 does not flow to the side, and the cream solders 3 on the adjacent electrodes 2 are not connected to each other. Next, the substrate 1 is cooled to solidify the cream solder 3, and the substantially spherical bump 3a shown in FIG.
Is completed. The completed bumps 3a are independent without being connected to each other. In the above embodiment, the substrate 1 has been described as an example of an electronic component. However, the present invention can be applied to a method of forming a bump on an electrode of a chip in order to manufacture a flip chip.

【0012】[0012]

【発明の効果】以上説明したように本発明は、電子部品
を表裏反転させてクリーム半田を下面にして加熱溶融さ
せるというきわめて簡単な手法により、ブリッジの発生
を確実に防止して、各々の電極上に形状のよいバンプを
確実に形成することができる。
As described above, according to the present invention, the formation of a bridge is reliably prevented by a very simple method of inverting an electronic component and heating and melting the cream solder on the lower surface so that each of the electrodes can be prevented. A bump having a good shape can be reliably formed on the top.

【図面の簡単な説明】[Brief description of the drawings]

【図1】(a)は本発明の一実施例のバンプの形成方法
の説明図(b)は本発明の一実施例のバンプの形成方法
の説明図(c)は本発明の一実施例のバンプの形成方法
の説明図(d)は本発明の一実施例のバンプの形成方法
の説明図
1A is an explanatory view of a bump forming method according to an embodiment of the present invention; FIG. 1B is an explanatory view of a bump forming method according to an embodiment of the present invention; FIG. (D) is an explanatory view of a bump forming method according to an embodiment of the present invention.

【図2】(a)は従来のバンプの形成方法の説明図
(b)は従来のバンプの形成方法の説明図(c)は従来
のバンプの形成方法の説明図
2A is an explanatory view of a conventional bump forming method; FIG. 2B is an explanatory view of a conventional bump forming method; FIG. 2C is an explanatory view of a conventional bump forming method;

【符号の説明】[Explanation of symbols]

1 基板 2 電極 3 クリーム半田 3a バンプ 1 substrate 2 electrode 3 cream solder 3a bump

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 21/60 H05K 3/34 ──────────────────────────────────────────────────続 き Continued on front page (58) Field surveyed (Int. Cl. 7 , DB name) H01L 21/60 H05K 3/34

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】電子部品の表面に形成された電極上にバン
プを形成する方法であって、前記電極上にスクリーン印
刷手段によりクリーム半田を塗布した後、前記電子部品
を表裏反転させて前記クリーム半田が塗布された面を下
面にし、前記電子部品を加熱して前記クリーム半田を溶
融させた後、冷却して固化させることによりバンプを形
成することを特徴とするバンプの形成方法。
1. A method of forming a bump on an electrode formed on a surface of an electronic component, comprising applying cream solder to the electrode by screen printing means, and then turning the electronic component upside down to obtain the cream. A method for forming a bump, wherein the surface on which solder is applied is a lower surface, the electronic component is heated to melt the cream solder, and then cooled and solidified to form a bump.
JP00114394A 1994-01-11 1994-01-11 Method of forming bump Expired - Fee Related JP3156483B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP00114394A JP3156483B2 (en) 1994-01-11 1994-01-11 Method of forming bump

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP00114394A JP3156483B2 (en) 1994-01-11 1994-01-11 Method of forming bump

Publications (2)

Publication Number Publication Date
JPH07201869A JPH07201869A (en) 1995-08-04
JP3156483B2 true JP3156483B2 (en) 2001-04-16

Family

ID=11493227

Family Applications (1)

Application Number Title Priority Date Filing Date
JP00114394A Expired - Fee Related JP3156483B2 (en) 1994-01-11 1994-01-11 Method of forming bump

Country Status (1)

Country Link
JP (1) JP3156483B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101735920B1 (en) * 2015-06-04 2017-05-15 이우헌 Air purifying apparatus

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69737939T2 (en) * 1996-11-06 2008-04-03 Niigata Seimitsu Co., Ltd., Jouetsu METHOD FOR PRODUCING HEAD AND SEMICONDUCTOR ARRANGEMENT
JP5589734B2 (en) * 2010-09-30 2014-09-17 株式会社村田製作所 Electronic component and manufacturing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101735920B1 (en) * 2015-06-04 2017-05-15 이우헌 Air purifying apparatus

Also Published As

Publication number Publication date
JPH07201869A (en) 1995-08-04

Similar Documents

Publication Publication Date Title
JP3008768B2 (en) Method of forming bump
JP3565047B2 (en) Solder bump forming method and solder bump mounting method
JP3063161B2 (en) Method of forming solder bump interconnects for solder plated circuit traces
JP3296130B2 (en) Electronic component soldering method
KR101140518B1 (en) Wiring b0ard and semic0nduct0r device
JP2006134982A (en) Paste for solder jointing and solder jointing method
JP2002270732A (en) Electronic component with underfill material
JP3156483B2 (en) Method of forming bump
JPH10135276A (en) Area array semiconductor device, printed board and screen mask
JPH05175275A (en) Method of mounting semiconductor chip and mounting structure
JPH0982759A (en) Method of connecting substrates having protruding electrodes
JPH07212018A (en) Substrate
JP3211817B2 (en) Method of forming bump and electronic component with bump
JP3705152B2 (en) Method of forming solder bump
JP3186350B2 (en) Solder bump forming method and bumped electronic component
JP2001230537A (en) Method for forming solder bump
JP3341616B2 (en) Method of forming solder bumps
JP3080049B2 (en) Integrated circuit chip mounting structure and method
JP3344049B2 (en) Electronic components
JP3013682B2 (en) Solder bump and connection structure and method for electronic component using the same
JP3367413B2 (en) Solder bump forming method and solder bump mounting method
JPH11186454A (en) BGA type integrated circuit component, its manufacturing method and its mounting method
JPH06120230A (en) Formation of bump electrode in semiconductor component and semiconductor having bump electrode
JP3146844B2 (en) Method of forming bump
JP3048236B2 (en) Electronic components

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees