[go: up one dir, main page]

JP2015015442A - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP2015015442A
JP2015015442A JP2013142861A JP2013142861A JP2015015442A JP 2015015442 A JP2015015442 A JP 2015015442A JP 2013142861 A JP2013142861 A JP 2013142861A JP 2013142861 A JP2013142861 A JP 2013142861A JP 2015015442 A JP2015015442 A JP 2015015442A
Authority
JP
Japan
Prior art keywords
pad
semiconductor device
conductive tape
conductive adhesive
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2013142861A
Other languages
English (en)
Inventor
靖和 山本
Yasukazu Yamamoto
靖和 山本
勝巳 宮脇
Katsumi Miyawaki
勝巳 宮脇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2013142861A priority Critical patent/JP2015015442A/ja
Priority to US14/222,723 priority patent/US9018775B2/en
Priority to KR1020140082372A priority patent/KR101574145B1/ko
Priority to CN201410323364.3A priority patent/CN104282651A/zh
Publication of JP2015015442A publication Critical patent/JP2015015442A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/63—Connectors not provided for in any of the groups H01L24/10 - H01L24/50 and subgroups; Manufacturing methods related thereto
    • H01L24/68—Structure, shape, material or disposition of the connectors after the connecting process
    • H01L24/69—Structure, shape, material or disposition of the connectors after the connecting process of an individual connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/16—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
    • H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/48195—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Die Bonding (AREA)
  • Wire Bonding (AREA)

Abstract

【課題】製品の品質及び生産性を向上することができる半導体装置を得る。【解決手段】基板１上にパッド２，３が隣接して設けられている。導電性テープ６がパッド２，３に貼り付けられている。導電性テープ６はパッド２の内側に貫通穴７を有する。導電性接着剤８が貫通穴７内に塗布されている。導電性接着剤８は導電性テープ６よりも高い熱伝導率を持つ。半導体チップ９が導電性接着剤８によりパッド２上に実装されている。電子部品１０が導電性テープ６によりパッド３上に実装されている。【選択図】図３

Description

本発明は、製品の品質及び生産性を向上することができる半導体装置に関する。
光モジュールや携帯電話用パワーアンプにおいて、電気特性の向上と小型化のために、半導体チップやコンデンサ部品を狭い間隔で高密度に実装する狭隣接実装が必要となってきている。現在の実装方法では、Ａｇペースト樹脂をダイパット上に転写やディスペンスにより塗布し、そのＡｇペースト樹脂上に部品を自動ダイボンド装置により載せる。また、部品を導電性テープにより実装する方法も提案されている（例えば、特許文献１の段落００１３−００１４及び図３参照）。
実開平６−２１２４４号公報
Ａｇペースト樹脂による実装の場合、チップ端と部品端からＡｇペースト樹脂がはみ出す。特に狭隣接実装では両者からはみ出したＡｇペースト樹脂が狭い隙間で重なり合って樹脂量が多くなる。このため、Ａｇペースト樹脂が半導体と電子部品の上面に這い上がり、上面電極と下面側の配線がショートする。また、大電流を流し発熱量が大きいアクティブ部品を導電性テープ上に実装した場合、放熱性と電流容量が不足し部品が故障する可能性がある。このため、製品の品質及び生産性が低下するという問題があった。
本発明は、上述のような課題を解決するためになされたもので、その目的は製品の品質及び生産性を向上することができる半導体装置を得るものである。
本発明に係る半導体装置は、基板と、基板上に隣接して設けられた第１及び第２のパッドと、前記第１及び第２のパッドに貼り付けられ、前記第１のパッドの内側に貫通穴を有する導電性テープと、前記貫通穴内に塗布され、前記導電性テープよりも高い熱伝導率を持つ導電性接着剤と、前記導電性接着剤により前記第１のパッド上に実装された半導体チップと、前記導電性テープにより前記第２のパッド上に実装された電子部品とを備えることを特徴とする。
本発明により、製品の品質及び生産性を向上することができる。
本発明の実施の形態に係る半導体装置を示す斜視図である。 本発明の実施の形態に係る半導体装置の内部を示す上面図である。 本発明の実施の形態に係る半導体装置の主要部を示す断面図である。 比較例に係る半導体装置を示す断面図である。 比較例に係る半導体装置を示す断面図である。
図１は、本発明の実施の形態に係る半導体装置を示す斜視図である。ただし、図１では一部を切り欠いて装置内部を示している。図２は、本発明の実施の形態に係る半導体装置の内部を示す上面図である。図３は、本発明の実施の形態に係る半導体装置の主要部を示す断面図である。
基板１はセラミック材又は有機材である。基板１の上面にパッド２，３，４及び配線５を有する電気回路が設けられている。パッド２，３は隣接して配置され、配線５を介して接続されている。はんだ付け性とワイヤボンド性を向上させるため、パッド２，３，４の最表層には表面処理としてＡｕめっきが施されている。
導電性テープ６がパッド２，３に貼り付けられている。導電性テープ６は、熱を加えることで硬化して接合強度を保つダイボンドフィルムなどである。導電性テープ６はパッド２の内側に貫通穴７を有する。導電性接着剤８が貫通穴７内に塗布されている。導電性接着剤８はＡｇペースト樹脂（Ａｇエポシキ樹脂、Ａｇホリィミド樹脂）又ははんだなどであり、導電性テープ６よりも高い熱伝導率を持つ。
半導体チップ９が導電性テープ６と導電性接着剤８によりパッド２上に実装されている。電子部品１０が導電性テープ６によりパッド３上に実装されている。半導体チップ９は大電流を流し発熱量が大きいアクティブ部品である。電子部品１０はコンデンサ、インダクタ、スイッチ等である。
半導体チップ９の下面に下面電極１１が設けられ、半導体チップ９の上面に上面電極１２，１３が設けられている。下面電極１１は導電性接着剤８を介してパッド２に接続されている。貫通穴７のサイズは半導体チップ９の外形サイズより若干小さい。導電性テープ６には厚みが存在するため、導電性接着剤８は導電性テープ６の貫通穴７内において下面電極１１とパッド２の間に留まる。
半導体チップ９の上面電極１２が金属ワイヤ１４を介してパッド４に接続され、上面電極１３が金属ワイヤ１５を介して電子部品１０に接続されている。半導体チップ９、電子部品１０、及び金属ワイヤ１４，１５は樹脂１６により封止されている。
続いて、本実施の形態の効果を比較例と比較して説明する。図４及び図５は比較例に係る半導体装置を示す断面図である。比較例では半導体チップ９と電子部品１０の実装に導電性接着剤８のみを用いる。このため、図４に示すように半導体チップ９と電子部品１０の間隔を近づけると、部品からはみ出した導電性接着剤８が半導体チップ９と電子部品１０の上面に這い上がり、上面電極１３と下面側のパッド２等がショートする。従って、図５に示すように半導体チップ９と電子部品１０の間隔を広げなければならない。
一方、本実施の形態では、導電性テープ６の貫通穴７に塗布した導電性接着剤８を用いて半導体チップ９を実装する。半導体チップ９が蓋として機能するため、導電性接着剤８が貫通穴７から漏れ広がるのを防ぐことができる。従って、半導体チップ９と電子部品１０の間隔を近づけることができる。この結果、製品を小型化することができ、部品間を接続する金属ワイヤ１５の長さが短くなることで電気特性が向上する。また、半導体チップ９の実装に高い熱伝導率を持つ導電性接着剤８を用いる。これにより、放熱性と電流容量を確保できる。この結果、製品の品質及び生産性を向上させることができる。なお、アクティブ部品ではない電子部品１０は導電性テープ６により実装しても問題は生じない。
１ 基板、２ パッド（第１のパッド）、３ パッド（第２のパッド）、６ 導電性テープ、７ 貫通穴、８ 導電性接着剤、９ 半導体チップ、１０ 電子部品、１１ 下面電極、１３ 上面電極、１５ 金属ワイヤ

Claims (2)

  1. 基板と、
    基板上に隣接して設けられた第１及び第２のパッドと、
    前記第１及び第２のパッドに貼り付けられ、前記第１のパッドの内側に貫通穴を有する導電性テープと、
    前記貫通穴内に塗布され、前記導電性テープよりも高い熱伝導率を持つ導電性接着剤と、
    前記導電性接着剤により前記第１のパッド上に実装された半導体チップと、
    前記導電性テープにより前記第２のパッド上に実装された電子部品とを備えることを特徴とする半導体装置。
  2. 前記半導体チップは、チップ下面に設けられた下面電極と、チップ上面に設けられた上面電極とを有し、
    前記下面電極は前記導電性接着剤を介して前記第１のパッドに接続され、
    前記上面電極はワイヤを介して前記電子部品に接続されていることを特徴とする請求項１に記載の半導体装置。
JP2013142861A 2013-07-08 2013-07-08 半導体装置 Pending JP2015015442A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2013142861A JP2015015442A (ja) 2013-07-08 2013-07-08 半導体装置
US14/222,723 US9018775B2 (en) 2013-07-08 2014-03-24 Semiconductor device
KR1020140082372A KR101574145B1 (ko) 2013-07-08 2014-07-02 반도체장치
CN201410323364.3A CN104282651A (zh) 2013-07-08 2014-07-08 半导体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013142861A JP2015015442A (ja) 2013-07-08 2013-07-08 半導体装置

Publications (1)

Publication Number Publication Date
JP2015015442A true JP2015015442A (ja) 2015-01-22

Family

ID=52132250

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013142861A Pending JP2015015442A (ja) 2013-07-08 2013-07-08 半導体装置

Country Status (4)

Country Link
US (1) US9018775B2 (ja)
JP (1) JP2015015442A (ja)
KR (1) KR101574145B1 (ja)
CN (1) CN104282651A (ja)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0621244U (ja) * 1992-08-18 1994-03-18 シャープ株式会社 電力半導体装置
JP2004140170A (ja) * 2002-10-17 2004-05-13 Hitachi Chem Co Ltd 接着用熱伝導性フィルム及びそれを用いた半導体装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6334194A (ja) 1986-07-30 1988-02-13 日立マクセル株式会社 Ｉｃカ−ド用基板
US5072283A (en) * 1988-04-12 1991-12-10 Bolger Justin C Pre-formed chip carrier cavity package
JPH0531226U (ja) 1991-09-30 1993-04-23 東北日本電気株式会社 ダイボンデイングペーストはみ出し防止枠付き混成集積回路基板
JP2825084B2 (ja) * 1996-08-29 1998-11-18 日本電気株式会社 半導体装置およびその製造方法
JP3013786B2 (ja) 1996-09-11 2000-02-28 日本電気株式会社 半導体装置の製造方法
JPH10335567A (ja) * 1997-05-30 1998-12-18 Mitsubishi Electric Corp 半導体集積回路装置
JP3661444B2 (ja) * 1998-10-28 2005-06-15 株式会社ルネサステクノロジ 半導体装置、半導体ウエハ、半導体モジュールおよび半導体装置の製造方法
US6441476B1 (en) * 2000-10-18 2002-08-27 Seiko Epson Corporation Flexible tape carrier with external terminals formed on interposers
JP2001298147A (ja) 2000-04-18 2001-10-26 Kawasaki Steel Corp 半導体装置及びその製造方法
JP2002076589A (ja) 2000-08-31 2002-03-15 Hitachi Ltd 電子装置及びその製造方法
JP2004103919A (ja) 2002-09-11 2004-04-02 Renesas Technology Corp 半導体ウェーハ及びその製造方法並びに半導体装置
JP2004335970A (ja) 2003-05-12 2004-11-25 Sony Corp 複合電子部品
JP5149881B2 (ja) 2009-09-30 2013-02-20 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
CN202549824U (zh) * 2012-02-22 2012-11-21 苏州晶方半导体科技股份有限公司 芯片封装结构

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0621244U (ja) * 1992-08-18 1994-03-18 シャープ株式会社 電力半導体装置
JP2004140170A (ja) * 2002-10-17 2004-05-13 Hitachi Chem Co Ltd 接着用熱伝導性フィルム及びそれを用いた半導体装置

Also Published As

Publication number Publication date
KR20150006358A (ko) 2015-01-16
US9018775B2 (en) 2015-04-28
US20150008596A1 (en) 2015-01-08
CN104282651A (zh) 2015-01-14
KR101574145B1 (ko) 2015-12-03

Similar Documents

Publication Publication Date Title
US8860196B2 (en) Semiconductor package and method of fabricating the same
JP2014515187A5 (ja)
TW201423947A (zh) 堆疊式功率元件模組
CN102456648B (zh) 封装基板的制法
US20120241934A1 (en) Semiconductor apparatus and method for manufacturing the same
JP2013197209A (ja) 半導体装置及びその製造方法
CN103378047B (zh) 封装载板
TWI467714B (zh) 半導體封裝件及其製法
US20160049358A1 (en) Electronic circuit, production method thereof, and electronic component
JP2010016096A (ja) 電子部品
TW201620099A (zh) 封裝結構及其製造方法
WO2011030368A1 (ja) 半導体装置とその製造方法
KR20150078911A (ko) 반도체 패키지 및 그 제조방법
TW201804584A (zh) 雙側電子封裝件
KR20150039402A (ko) 외부접속단자부, 이를 이용한 반도체 패키지 및 그 제조 방법
JP2016004792A (ja) 半導体装置とその製造方法および機器
JP2015015442A (ja) 半導体装置
JP2013004912A (ja) 半導体モジュール
CN103715164B (zh) 柔性电路板及芯片封装结构
JP2008235492A (ja) 半導体装置および半導体装置の製造方法
JP2014060344A (ja) 半導体モジュールの製造方法、半導体モジュール
JP2015176940A (ja) 半導体装置の実装構造
CN202394950U (zh) 组合式的导线架
KR20130046677A (ko) 회로기판, 이를 이용한 반도체 패키지 및 그 제조방법
WO2015129185A1 (ja) 樹脂封止型半導体装置、およびその製造方法、ならびにその実装体

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160428

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170307

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170314

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20170926