[go: up one dir, main page]

ITVA910012A1 - Circuito di lettura a offset di corrente modulata o a sbilanciamento di corrente per celle di memorie programmabili - Google Patents

Circuito di lettura a offset di corrente modulata o a sbilanciamento di corrente per celle di memorie programmabili

Info

Publication number
ITVA910012A1
ITVA910012A1 IT000012A ITVA910012A ITVA910012A1 IT VA910012 A1 ITVA910012 A1 IT VA910012A1 IT 000012 A IT000012 A IT 000012A IT VA910012 A ITVA910012 A IT VA910012A IT VA910012 A1 ITVA910012 A1 IT VA910012A1
Authority
IT
Italy
Prior art keywords
memory cells
reading circuit
programmable memory
current
offset reading
Prior art date
Application number
IT000012A
Other languages
English (en)
Inventor
Luigi Pascucci
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to ITVA910012A priority Critical patent/IT1249809B/it
Publication of ITVA910012A0 publication Critical patent/ITVA910012A0/it
Priority to US07/878,823 priority patent/US5327379A/en
Priority to DE69226400T priority patent/DE69226400T2/de
Priority to EP92830205A priority patent/EP0514350B1/en
Priority to JP14491092A priority patent/JP3307423B2/ja
Publication of ITVA910012A1 publication Critical patent/ITVA910012A1/it
Priority to US08/270,498 priority patent/US5461713A/en
Application granted granted Critical
Publication of IT1249809B publication Critical patent/IT1249809B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/30—Power supply circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065—Differential amplifiers of latching type
ITVA910012A 1991-05-10 1991-05-10 Circuito di lettura a offset di corrente modulata o a sbilanciamento di corrente per celle di memorie programmabili IT1249809B (it)

Priority Applications (6)

Application Number Priority Date Filing Date Title
ITVA910012A IT1249809B (it) 1991-05-10 1991-05-10 Circuito di lettura a offset di corrente modulata o a sbilanciamento di corrente per celle di memorie programmabili
US07/878,823 US5327379A (en) 1991-05-10 1992-05-04 Current offset sense amplifier of a modulated current or current unbalance type for programmable memories
DE69226400T DE69226400T2 (de) 1991-05-10 1992-05-05 Offsetstromleseverstärker
EP92830205A EP0514350B1 (en) 1991-05-10 1992-05-05 Current offset type sense amplifier
JP14491092A JP3307423B2 (ja) 1991-05-10 1992-05-11 プログラム可能なメモリ用変調電流又は電流アンバランス型の電流オフセットセンス増幅器
US08/270,498 US5461713A (en) 1991-05-10 1994-07-05 Current offset sense amplifier of a modulated current or current unbalance type for programmable memories

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITVA910012A IT1249809B (it) 1991-05-10 1991-05-10 Circuito di lettura a offset di corrente modulata o a sbilanciamento di corrente per celle di memorie programmabili

Publications (3)

Publication Number Publication Date
ITVA910012A0 ITVA910012A0 (it) 1991-05-10
ITVA910012A1 true ITVA910012A1 (it) 1992-11-10
IT1249809B IT1249809B (it) 1995-03-28

Family

ID=11423125

Family Applications (1)

Application Number Title Priority Date Filing Date
ITVA910012A IT1249809B (it) 1991-05-10 1991-05-10 Circuito di lettura a offset di corrente modulata o a sbilanciamento di corrente per celle di memorie programmabili

Country Status (5)

Country Link
US (1) US5327379A (it)
EP (1) EP0514350B1 (it)
JP (1) JP3307423B2 (it)
DE (1) DE69226400T2 (it)
IT (1) IT1249809B (it)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5461713A (en) * 1991-05-10 1995-10-24 Sgs-Thomson Microelectronics S.R.L. Current offset sense amplifier of a modulated current or current unbalance type for programmable memories
EP0536095B1 (en) * 1991-09-26 1998-01-21 STMicroelectronics S.r.l. Sense amplifier
GB9423034D0 (en) * 1994-11-15 1995-01-04 Sgs Thomson Microelectronics A reference circuit
EP0757357B1 (en) * 1995-08-03 2000-01-26 STMicroelectronics S.r.l. Current detecting circuit
US5680357A (en) * 1996-09-09 1997-10-21 Hewlett Packard Company High speed, low noise, low power, electronic memory sensing scheme
US5959467A (en) * 1996-09-30 1999-09-28 Advanced Micro Devices, Inc. High speed dynamic differential logic circuit employing capacitance matching devices
EP0961285B1 (en) * 1998-05-29 2003-12-17 STMicroelectronics S.r.l. Device and method for reading nonvolatile memory cells
KR100287884B1 (ko) 1998-11-26 2001-05-02 김영환 반도체 메모리소자의 센싱회로 및 그를 이용한센싱방법
US6115308A (en) * 1999-06-17 2000-09-05 International Business Machines Corporation Sense amplifier and method of using the same with pipelined read, restore and write operations
FR2801719B1 (fr) * 1999-11-30 2002-03-01 St Microelectronics Sa Dispositif de lecture pour memoire en circuit integre
US6573772B1 (en) 2000-06-30 2003-06-03 Intel Corporation Method and apparatus for locking self-timed pulsed clock
US7313041B1 (en) * 2003-06-23 2007-12-25 Cypress Semiconductor Corporation Sense amplifier circuit and method
US7616513B1 (en) 2004-10-29 2009-11-10 Cypress Semiconductor Corporation Memory device, current sense amplifier, and method of operating the same
US7956641B1 (en) 2005-04-28 2011-06-07 Cypress Semiconductor Corporation Low voltage interface circuit
KR20090119143A (ko) * 2008-05-15 2009-11-19 삼성전자주식회사 비트라인 센스 앰프, 이를 포함하는 메모리 코어 및 반도체메모리 장치
FR2982700B1 (fr) * 2011-11-15 2014-02-07 Soitec Silicon On Insulator Amplificateur de lecture avec transistors de precharge et de decodage a grille double

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6177199A (ja) * 1984-09-21 1986-04-19 Toshiba Corp 半導体記憶装置
JPH0682520B2 (ja) * 1987-07-31 1994-10-19 株式会社東芝 半導体メモリ

Also Published As

Publication number Publication date
JP3307423B2 (ja) 2002-07-24
DE69226400T2 (de) 1998-12-03
ITVA910012A0 (it) 1991-05-10
EP0514350B1 (en) 1998-07-29
EP0514350A2 (en) 1992-11-19
EP0514350A3 (it) 1994-02-02
JPH076592A (ja) 1995-01-10
DE69226400D1 (de) 1998-09-03
IT1249809B (it) 1995-03-28
US5327379A (en) 1994-07-05

Similar Documents

Publication Publication Date Title
ITVA910012A0 (it) Circuito di lettura a offset di corrente modulata o a sbilanciamento di corrente per celle di memorie programmabili
DE69316628D1 (de) Flüchtige Speicherzelle
DE69434679D1 (de) Elektrisch programmierbare Festwertspeicheranordnung
EP0443989A3 (en) Sense circuit for reading data stored in nonvolatile memory cells
EP0449610A3 (en) Electrically erasable programmable read-only memory with threshold value measurement circuit
DE69227422D1 (de) Festwertspeicher mit Anti-Sicherungselementen
DE69124791D1 (de) Abfühlfreigabetaktschaltung für direktzugriffspeicher
DE4442067B8 (de) Programmierbare Permanentspeicherzelle
DE69630024D1 (de) Nichtflüchtiger Speicher mit Einzelzellenreferenzsignalgeneratorschaltung zum Auslesen von Speicherzellen
DE69614032D1 (de) Stromdetektorschaltung zum Lesen einer integrierten Speicherschaltung
DE3854037D1 (de) Speicheraddressierungsfehlererkennung.
IT1246754B (it) Circuito di lettura di celle eprom
EP0513893A3 (en) Current memory cell
DE69526336D1 (de) Leseschaltung für Speicherzellen mit niedriger Versorgungsspannung
DE69125876D1 (de) Kennzeichenschaltung für nichtflüchtige Speicheranordnung
IT1295910B1 (it) Circuito di lettura per memorie non volatili
DE69509581D1 (de) Elektrisch programmierbare Speicherzelle
ES544431A0 (es) Un circuito de control de etiquetas en un aparato de controlde acceso a memoria
DE69427686D1 (de) Schaltungsanordnung zum Messen der Schwellenspannungaufteilung von nicht-flüchtigen Speicherzellen
DE69121775D1 (de) Auslöschbare programmierbare Speicheranordnung
DE69225366D1 (de) Nichtflüchtige Speicherschaltung
DE69400402D1 (de) Integrierte Speicherschaltung mit verbesserter Lesezeit
EP0443777A3 (en) Write circuit for non-volatile memory device
DE69129739D1 (de) Speicherschaltung
DE69611463D1 (de) Vielfachniveau-speicherschaltung mit gesteuerter schreibespannung

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970530