ITMI912849A0 - REDUNDANCY DEVICE FOR REPLACING A DEFECTIVE NORMAL CELL WITH A SPARE CELL IN A SEMICONDUCTOR MEMORY DEVICE - Google Patents
REDUNDANCY DEVICE FOR REPLACING A DEFECTIVE NORMAL CELL WITH A SPARE CELL IN A SEMICONDUCTOR MEMORY DEVICEInfo
- Publication number
- ITMI912849A0 ITMI912849A0 IT91MI2849A ITMI912849A ITMI912849A0 IT MI912849 A0 ITMI912849 A0 IT MI912849A0 IT 91MI2849 A IT91MI2849 A IT 91MI2849A IT MI912849 A ITMI912849 A IT MI912849A IT MI912849 A0 ITMI912849 A0 IT MI912849A0
- Authority
- IT
- Italy
- Prior art keywords
- cell
- replacing
- semiconductor memory
- memory device
- defective normal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
- G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910012919A KR930003164A (en) | 1991-07-26 | 1991-07-26 | Semiconductor Memory Redundancy Device |
Publications (3)
Publication Number | Publication Date |
---|---|
ITMI912849A0 true ITMI912849A0 (en) | 1991-10-25 |
ITMI912849A1 ITMI912849A1 (en) | 1993-04-25 |
IT1251445B IT1251445B (en) | 1995-05-09 |
Family
ID=19317875
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ITMI912849A IT1251445B (en) | 1991-07-26 | 1991-10-25 | REDUNDANCY DEVICE TO REPLACE A DEFECTIVE NORMAL CELL WITH A RESERVE CELL IN A SEMICONDUCTOR MEMORY DEVICE |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPH0528794A (en) |
KR (1) | KR930003164A (en) |
DE (1) | DE4132298A1 (en) |
FR (1) | FR2679692A1 (en) |
GB (1) | GB2258066A (en) |
IT (1) | IT1251445B (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR950000275B1 (en) * | 1992-05-06 | 1995-01-12 | 삼성전자 주식회사 | Column Redundancy of Semiconductor Memory Devices |
JPH08153399A (en) * | 1994-11-29 | 1996-06-11 | Nec Corp | Semiconductor memory |
KR0145223B1 (en) * | 1995-04-24 | 1998-08-17 | 김광호 | Semiconductor Memory Device with Redundancy Function |
JP3301398B2 (en) | 1998-11-26 | 2002-07-15 | 日本電気株式会社 | Semiconductor storage device |
JP4012474B2 (en) | 2003-02-18 | 2007-11-21 | 富士通株式会社 | Shift redundancy circuit, control method for shift redundancy circuit, and semiconductor memory device |
JP2012174297A (en) | 2011-02-18 | 2012-09-10 | Elpida Memory Inc | Semiconductor device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4639897A (en) * | 1983-08-31 | 1987-01-27 | Rca Corporation | Priority encoded spare element decoder |
KR910005601B1 (en) * | 1989-05-24 | 1991-07-31 | 삼성전자주식회사 | Semiconductor memory device having redundunt block |
US5126973A (en) * | 1990-02-14 | 1992-06-30 | Texas Instruments Incorporated | Redundancy scheme for eliminating defects in a memory device |
-
1991
- 1991-07-26 KR KR1019910012919A patent/KR930003164A/en not_active Application Discontinuation
- 1991-09-27 DE DE4132298A patent/DE4132298A1/en active Pending
- 1991-10-25 IT ITMI912849A patent/IT1251445B/en active IP Right Grant
- 1991-10-28 FR FR9113262A patent/FR2679692A1/en not_active Withdrawn
- 1991-11-05 JP JP3288964A patent/JPH0528794A/en active Pending
- 1991-11-05 GB GB9123485A patent/GB2258066A/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
ITMI912849A1 (en) | 1993-04-25 |
JPH0528794A (en) | 1993-02-05 |
IT1251445B (en) | 1995-05-09 |
DE4132298A1 (en) | 1993-01-28 |
KR930003164A (en) | 1993-02-24 |
GB2258066A (en) | 1993-01-27 |
GB9123485D0 (en) | 1991-12-18 |
FR2679692A1 (en) | 1993-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IT1255932B (en) | LINE REDUNDANCY CIRCUIT FOR A SEMICONDUCTOR MEMORY DEVICE. | |
EP0579366A3 (en) | Redundancy circuits for semiconductor memory devices | |
EP0442319A3 (en) | Redundancy scheme for eliminating defects in a memory device | |
DE3886114D1 (en) | Semiconductor memory device with redundant memory cell matrix. | |
DE69903835D1 (en) | ON CHIP WORD LINE VOLTAGE GENERATOR FOR DRAM MEMORY BUILT INTO A LOGICAL PROCESS | |
DE3279995D1 (en) | Semiconductor memory utilizing redundant circuitry | |
ITMI912535A0 (en) | PROCEDURE FOR MANUFACTURING A DRAM CELL CAPACITOR AND STRUCTURE THEREOF | |
HK1001176A1 (en) | Integrated semiconductor memory with redundancy arrangement | |
DE69329220D1 (en) | Line redundancy circuit of a semiconductor memory device | |
IT1231545B (en) | CELL DISCHARGE CIRCUIT FOR A FUEL CELL | |
EP0554901A3 (en) | A semiconductor memory device | |
DE59709925D1 (en) | SEMICONDUCTOR ARRANGEMENT WITH PROTECTED BARRIER FOR A STORAGE CELL | |
GB8821132D0 (en) | Semiconductor memory device with redundant memory cells | |
ITMI942333A0 (en) | ROW REDUNDANCY CIRCUIT AND PROCEDURE FOR A SEMICONDUCTOR MEMORY DEVICE WITH A DUAL ROW DECODER | |
EP0410413A3 (en) | Semiconductor memory apparatus with a spare memory cell array | |
IT1242360B (en) | STACKED CAPACITOR FOR A DRAM CELL AND METHOD FOR MANUFACTURING IT. | |
EP0590982A3 (en) | Stress test for memory arrays in integrated circuits. | |
EP0124900A3 (en) | Reduntant type memory circuit with an improved clock generator | |
EP0522689A3 (en) | Semiconductor memory device using sram cells | |
TW330292B (en) | System and method for implementing inter-device cell replacement | |
EP0486295A3 (en) | Semiconductor memory device with redundant circuit | |
ITMI912849A0 (en) | REDUNDANCY DEVICE FOR REPLACING A DEFECTIVE NORMAL CELL WITH A SPARE CELL IN A SEMICONDUCTOR MEMORY DEVICE | |
EP0376245A3 (en) | Semiconductors memory device provided with an improved redundant decoder | |
GB2191614B (en) | Redundancy circuit for use in a semiconductor memory device | |
ATE220228T1 (en) | INTEGRATED SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY CIRCUIT ARRANGEMENT |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted |