[go: up one dir, main page]

IT1278538B1 - Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante - Google Patents

Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante

Info

Publication number
IT1278538B1
IT1278538B1 IT95MI002679A ITMI952679A IT1278538B1 IT 1278538 B1 IT1278538 B1 IT 1278538B1 IT 95MI002679 A IT95MI002679 A IT 95MI002679A IT MI952679 A ITMI952679 A IT MI952679A IT 1278538 B1 IT1278538 B1 IT 1278538B1
Authority
IT
Italy
Prior art keywords
procedure
signal
synchronizing signal
pll
digital pll
Prior art date
Application number
IT95MI002679A
Other languages
English (en)
Inventor
Maurizio Viti
Original Assignee
Sits Soc It Telecom Siemens
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sits Soc It Telecom Siemens filed Critical Sits Soc It Telecom Siemens
Priority to IT95MI002679A priority Critical patent/IT1278538B1/it
Publication of ITMI952679A0 publication Critical patent/ITMI952679A0/it
Priority to DE69614875T priority patent/DE69614875T2/de
Priority to AT96934618T priority patent/ATE205028T1/de
Priority to PCT/EP1996/004405 priority patent/WO1997023049A1/en
Priority to EP96934618A priority patent/EP0868783B1/en
Publication of ITMI952679A1 publication Critical patent/ITMI952679A1/it
Application granted granted Critical
Publication of IT1278538B1 publication Critical patent/IT1278538B1/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/143—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by switching the reference signal of the phase-locked loop
    • H03L7/145—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by switching the reference signal of the phase-locked loop the switched reference signal being derived from the controlled oscillator output signal

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
IT95MI002679A 1995-12-20 1995-12-20 Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante IT1278538B1 (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT95MI002679A IT1278538B1 (it) 1995-12-20 1995-12-20 Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante
DE69614875T DE69614875T2 (de) 1995-12-20 1996-10-10 Verfahren und schaltung zur aufrechterhaltung des synchronisierten zustandes in einem digitalen phasenregelkreis
AT96934618T ATE205028T1 (de) 1995-12-20 1996-10-10 Verfahren und schaltung zur aufrechterhaltung des synchronisierten zustandes in einem digitalen phasenregelkreis
PCT/EP1996/004405 WO1997023049A1 (en) 1995-12-20 1996-10-10 Procedure and circuit for holding lock state in a digital pll
EP96934618A EP0868783B1 (en) 1995-12-20 1996-10-10 Procedure and circuit for holding lock state in a digital pll

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT95MI002679A IT1278538B1 (it) 1995-12-20 1995-12-20 Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante

Publications (3)

Publication Number Publication Date
ITMI952679A0 ITMI952679A0 (it) 1995-12-20
ITMI952679A1 ITMI952679A1 (it) 1997-06-20
IT1278538B1 true IT1278538B1 (it) 1997-11-24

Family

ID=11372753

Family Applications (1)

Application Number Title Priority Date Filing Date
IT95MI002679A IT1278538B1 (it) 1995-12-20 1995-12-20 Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante

Country Status (5)

Country Link
EP (1) EP0868783B1 (it)
AT (1) ATE205028T1 (it)
DE (1) DE69614875T2 (it)
IT (1) IT1278538B1 (it)
WO (1) WO1997023049A1 (it)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH566089A5 (it) * 1973-12-20 1975-08-29 Hasler Ag
JPS57140034A (en) * 1981-02-24 1982-08-30 Nec Corp Phase synchronizing oscillator
DE3302700A1 (de) * 1983-01-27 1984-08-02 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zum einstellen der mittenfrequenz des oszillators eines phasenregelkreises
DE69127333T2 (de) * 1990-10-02 1998-01-02 Nippon Electric Co Phasensynchronisiertes Oszillatorsystem mit Ma nahmen gegen Unterbrechung des Eingangstakts

Also Published As

Publication number Publication date
EP0868783A1 (en) 1998-10-07
ITMI952679A1 (it) 1997-06-20
DE69614875T2 (de) 2002-04-11
WO1997023049A1 (en) 1997-06-26
DE69614875D1 (de) 2001-10-04
EP0868783B1 (en) 2001-08-29
ATE205028T1 (de) 2001-09-15
ITMI952679A0 (it) 1995-12-20

Similar Documents

Publication Publication Date Title
CA2179167A1 (en) Integrated mutli-fabric digital cross-connect timing architecture
JP2002217715A (ja) ヒットレス基準切替えを用いた多重入力位相同期ループ
CA2138564A1 (en) Method and apparatus for supplying synchronization signals serving as clock signals with defined phase relationships
CA1316241C (en) Electronic exchange apparatus synchronized with digital network
ZA803661B (en) Synchronisation in communication systems
DE69224860D1 (de) Zeitsteuerung der SDH-Datenübertragung
IE780943L (en) Time base
GB2353618A (en) Multiple synthesizer based timing signal generation scheme
IT1278538B1 (it) Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante
US3808368A (en) Slaved pcm clock circuit
TW430803B (en) Clock synchronous memory
DE3688269D1 (de) Taktsynchronisierer fuer zugriffsschnittstelle.
CA2076960A1 (en) Frequency scaler for synchronous digital clock
JPS57105016A (en) Clock source switching system
ES8105535A1 (es) Dispositivo de conmutacion de dos trenes numericos
EP0141946A3 (en) Circuit arrangement for synchronising the transitions of binary signals with a clock
US4247937A (en) Synthesis arrangements for use in digital data transmission systems
DK7990D0 (da) Koblingsfelt for digitale audiosignaler
GB2329093A (en) A synchronising circuit for a PBX for synchronising a PCM clock signal with basic rate ISDN signals
JPS53144217A (en) Smapling clock reproducer
KR940006515B1 (ko) 슬립방지용 동기신호 및 클럭 공급장치
JP2611246B2 (ja) 無瞬断同期切替装置
JPS5689148A (en) Radio device of switching without instantaneous break
JPS5386432A (en) Pattern generating circuit
JPS5748842A (en) Frame synchronizing circuit

Legal Events

Date Code Title Description
0001 Granted