ATE205028T1 - Verfahren und schaltung zur aufrechterhaltung des synchronisierten zustandes in einem digitalen phasenregelkreis - Google Patents
Verfahren und schaltung zur aufrechterhaltung des synchronisierten zustandes in einem digitalen phasenregelkreisInfo
- Publication number
- ATE205028T1 ATE205028T1 AT96934618T AT96934618T ATE205028T1 AT E205028 T1 ATE205028 T1 AT E205028T1 AT 96934618 T AT96934618 T AT 96934618T AT 96934618 T AT96934618 T AT 96934618T AT E205028 T1 ATE205028 T1 AT E205028T1
- Authority
- AT
- Austria
- Prior art keywords
- signal
- circuit
- pll
- maintaining
- control loop
- Prior art date
Links
- 230000001360 synchronised effect Effects 0.000 title 1
- 230000000630 rising effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
- H03L7/143—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by switching the reference signal of the phase-locked loop
- H03L7/145—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by switching the reference signal of the phase-locked loop the switched reference signal being derived from the controlled oscillator output signal
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT95MI002679A IT1278538B1 (it) | 1995-12-20 | 1995-12-20 | Procedimento per il mantenimento dell'aggancio in un pll digitale durante eventuali interruzioni transitorie del segnale sincronizzante |
PCT/EP1996/004405 WO1997023049A1 (en) | 1995-12-20 | 1996-10-10 | Procedure and circuit for holding lock state in a digital pll |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE205028T1 true ATE205028T1 (de) | 2001-09-15 |
Family
ID=11372753
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT96934618T ATE205028T1 (de) | 1995-12-20 | 1996-10-10 | Verfahren und schaltung zur aufrechterhaltung des synchronisierten zustandes in einem digitalen phasenregelkreis |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0868783B1 (de) |
AT (1) | ATE205028T1 (de) |
DE (1) | DE69614875T2 (de) |
IT (1) | IT1278538B1 (de) |
WO (1) | WO1997023049A1 (de) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CH566089A5 (de) * | 1973-12-20 | 1975-08-29 | Hasler Ag | |
JPS57140034A (en) * | 1981-02-24 | 1982-08-30 | Nec Corp | Phase synchronizing oscillator |
DE3302700A1 (de) * | 1983-01-27 | 1984-08-02 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung zum einstellen der mittenfrequenz des oszillators eines phasenregelkreises |
DE69127333T2 (de) * | 1990-10-02 | 1998-01-02 | Nippon Electric Co | Phasensynchronisiertes Oszillatorsystem mit Ma nahmen gegen Unterbrechung des Eingangstakts |
-
1995
- 1995-12-20 IT IT95MI002679A patent/IT1278538B1/it active IP Right Grant
-
1996
- 1996-10-10 AT AT96934618T patent/ATE205028T1/de not_active IP Right Cessation
- 1996-10-10 WO PCT/EP1996/004405 patent/WO1997023049A1/en active IP Right Grant
- 1996-10-10 DE DE69614875T patent/DE69614875T2/de not_active Expired - Fee Related
- 1996-10-10 EP EP96934618A patent/EP0868783B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0868783A1 (de) | 1998-10-07 |
ITMI952679A1 (it) | 1997-06-20 |
DE69614875T2 (de) | 2002-04-11 |
WO1997023049A1 (en) | 1997-06-26 |
IT1278538B1 (it) | 1997-11-24 |
DE69614875D1 (de) | 2001-10-04 |
EP0868783B1 (de) | 2001-08-29 |
ITMI952679A0 (de) | 1995-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2138564A1 (en) | Method and apparatus for supplying synchronization signals serving as clock signals with defined phase relationships | |
MY109097A (en) | An adaptive phase locked loop | |
GB1488939A (en) | Framing in data handling apparatus | |
JPS5639694A (en) | Method and device for synchrnonizing timing in transmission of digital information signal | |
WO2000060806A3 (en) | Dropout resistant phase-locked loop | |
JPS6425674A (en) | Televison equipment | |
CN100438361C (zh) | 对同步数字体系设备主备时钟相位进行控制的方法 | |
JPS5797751A (en) | Circuit for adding artificial synchronizing signal | |
ES8207397A1 (es) | Un circuito para producir una senal periodica en forma de diente de sierra | |
EP0316878A3 (en) | Pll circuit for generating output signal synchronized with input signal by switching frequency dividing ratio | |
EP0121805A3 (en) | Synchronisation of clock oscillators which can be pulled in by the transmission of digital signals | |
ATE205028T1 (de) | Verfahren und schaltung zur aufrechterhaltung des synchronisierten zustandes in einem digitalen phasenregelkreis | |
CA2125450A1 (en) | Method and Apparatus for Switching of Duplexed Clock System | |
TW430803B (en) | Clock synchronous memory | |
AU7184796A (en) | Phase-locked loop circuit for reproducing clock signals synchronized with transmitter in receiver | |
JPH0748725B2 (ja) | フレーム同期回路 | |
CA2195193A1 (en) | Digital phase locked loop | |
GB1256137A (en) | A demultiplexing apparatus | |
JPS5685948A (en) | Stuffing synchronizing system | |
DE58900718D1 (de) | Koppelfeld fuer digitale audiosignale. | |
MY126094A (en) | Horizontal synchronization for digital television receiver | |
CA2272658A1 (en) | Synchronization means of an assembly | |
JP2611246B2 (ja) | 無瞬断同期切替装置 | |
JPS60146542A (ja) | 送信同期回路 | |
JP2746683B2 (ja) | クロック位相制御回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |