[go: up one dir, main page]

GB9020183D0 - Dual-port memory device - Google Patents

Dual-port memory device

Info

Publication number
GB9020183D0
GB9020183D0 GB9020183A GB9020183A GB9020183D0 GB 9020183 D0 GB9020183 D0 GB 9020183D0 GB 9020183 A GB9020183 A GB 9020183A GB 9020183 A GB9020183 A GB 9020183A GB 9020183 D0 GB9020183 D0 GB 9020183D0
Authority
GB
United Kingdom
Prior art keywords
transfer
memory
redundant
sam
dual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB9020183A
Other versions
GB2247965A (en
GB2247965B (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to FR9011389A priority Critical patent/FR2666917B1/en
Priority to DE19904029247 priority patent/DE4029247C2/en
Priority to GB9020183A priority patent/GB2247965B/en
Publication of GB9020183D0 publication Critical patent/GB9020183D0/en
Publication of GB2247965A publication Critical patent/GB2247965A/en
Application granted granted Critical
Publication of GB2247965B publication Critical patent/GB2247965B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/816—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for an application-specific layout
    • G11C29/818—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for an application-specific layout for dual-port memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/86—Masking faults in memories by using spares or by reconfiguring in serial access memories, e.g. shift registers, CCDs, bubble memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Dram (AREA)

Abstract

A dual-port memory device for split data transfer comprises: a first normal memory pan comprising a first RAM 20, a first SAM 22 and a first transfer gate 24 connected for memory data transfer between them, a second normal memory pan comprising a second RAM 30, a second SAM 32 and a second transfer gate 34 connected for memory data transfer between them; a transfer memory signal generator 40 for providing first and second transfer signals to the first and second transfer gates respectively; and a redundant memory 50 comprising a redundant RAM 60, a redundant SAM 62, a redundant transfer gate 64 and a redundant transfer signal generator 70 for selecting one of the first and second transfer signals so that if a defect arises in either memory pan the redundant memory can substitute therefor. <IMAGE>
GB9020183A 1990-09-14 1990-09-14 Dual-port memory device Expired - Lifetime GB2247965B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR9011389A FR2666917B1 (en) 1990-09-14 1990-09-14 DUAL ACCESS STORAGE DEVICE.
DE19904029247 DE4029247C2 (en) 1990-09-14 1990-09-14 Dual port storage device
GB9020183A GB2247965B (en) 1990-09-14 1990-09-14 Dual-port memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9020183A GB2247965B (en) 1990-09-14 1990-09-14 Dual-port memory device

Publications (3)

Publication Number Publication Date
GB9020183D0 true GB9020183D0 (en) 1990-10-24
GB2247965A GB2247965A (en) 1992-03-18
GB2247965B GB2247965B (en) 1994-08-24

Family

ID=10682252

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9020183A Expired - Lifetime GB2247965B (en) 1990-09-14 1990-09-14 Dual-port memory device

Country Status (3)

Country Link
DE (1) DE4029247C2 (en)
FR (1) FR2666917B1 (en)
GB (1) GB2247965B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5646896A (en) * 1995-10-31 1997-07-08 Hyundai Electronics America Memory device with reduced number of fuses

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0150194A4 (en) * 1983-07-14 1988-04-26 Advanced Micro Devices Inc A byte wide memory circuit having a column redundancy circuit.
JPS6148200A (en) * 1984-08-14 1986-03-08 Fujitsu Ltd semiconductor storage device
EP0523760B1 (en) * 1985-01-22 1997-06-04 Texas Instruments Incorporated Serial accessed semiconductor memory
US4719601A (en) * 1986-05-02 1988-01-12 International Business Machine Corporation Column redundancy for two port random access memory
JPH0283899A (en) * 1988-09-20 1990-03-23 Fujitsu Ltd semiconductor storage device
JPH0289299A (en) * 1988-09-27 1990-03-29 Nec Corp Semiconductor storage device

Also Published As

Publication number Publication date
DE4029247A1 (en) 1992-03-19
FR2666917B1 (en) 1994-02-18
FR2666917A1 (en) 1992-03-20
GB2247965A (en) 1992-03-18
DE4029247C2 (en) 1994-04-14
GB2247965B (en) 1994-08-24

Similar Documents

Publication Publication Date Title
AU623517B2 (en) Translation look-aside buffer for a computer memory system
EP0547682A3 (en)
AU1502997A (en) Immunoassay for H. pylori in fecal specimens
DE3855031D1 (en) Copy system with &#34;hot standby&#34; memory
AU6995891A (en) Dynamic ram with on-chip ecc and optimized bit and word redundancy
AU566662B2 (en) Digital tester local memory data storage
AU7640694A (en) Read and write data aligner and device utilizing same
AU7741494A (en) Multiprocessor data memory sharing
EP0187289A3 (en) Hierarchical memory system
EP0307945A3 (en) Memory control apparatus for use in a data processing system
DE69214702D1 (en) Memory access for data transfer in an input-output device
MY120522A (en) Redundant memory array.
EP0220323A4 (en) Image processor.
AU1173788A (en) Cache memory having self-error checking and sequential verification circuits
TW234174B (en) System and method for maintaining memory coherency
GB2247965B (en) Dual-port memory device
EP0310111A3 (en) Memory incorporating logic lsi and method for testing the same lsi
EP0456255A3 (en) Dynamic memory device and method for screening the same
EP0217479A3 (en) Information processing unit
JPS6471338A (en) Circuit device for evaluating control signal
EP0646902A3 (en) Device for receiving and transferring a plurality of parallel signals.
EP0622801A3 (en) Hierarchical bitline memory architecture.
EP0146563A4 (en) Immunoassay for human chorionic gonadotropin.
TW328602B (en) Camera system and semiconductor memory circuit for image thereof
IT1252304B (en) Dual-port memory device for graphic display - has RAM and SAM ports comprising respective memory cell array blocks and developed to be used as VRAM

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Expiry date: 20100913