GB1385024A - Digital signal handling techniques - Google Patents
Digital signal handling techniquesInfo
- Publication number
- GB1385024A GB1385024A GB450871A GB450871A GB1385024A GB 1385024 A GB1385024 A GB 1385024A GB 450871 A GB450871 A GB 450871A GB 450871 A GB450871 A GB 450871A GB 1385024 A GB1385024 A GB 1385024A
- Authority
- GB
- United Kingdom
- Prior art keywords
- counter
- output
- counting
- gate
- fed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3005—Automatic control in amplifiers having semiconductor devices in amplifiers suitable for low-frequencies, e.g. audio amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G5/00—Tone control or bandwidth control in amplifiers
- H03G5/005—Tone control or bandwidth control in amplifiers of digital signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G5/00—Tone control or bandwidth control in amplifiers
- H03G5/02—Manually-operated control
- H03G5/025—Equalizers; Volume or gain control in limited frequency bands
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
1385024 Gain control EMI Ltd 4 May 1972 [12 Feb 1971] 4508/71 Heading H4R Digital audio signal has its gain controlled by feeding the digitized audio signal to a multiplier 4 to the other input of which is fed the state of a counter 2 fed with the output of a variable frequency oscillator 1. As described the output of the oscillator increases as the lever 3 is moved either one way or the other from a datum position with movement of the lever one way causing up counting of counter 2 and movement the other way causing down counting. The counter 2 provides an output state which varies logarithmically with the input pulses from generator 1 and a store 5 is provided to register any desired count, and reset the counter to that count at any later time on depression of a recall button. The logarithmic counter Fig. 2, comprises a conventional binary counter 6 with a set of J-K flip-flops 7a to 7l connected by their set inputs to the counter stages and their Q output connected to the other inputs of the following stage, in the direction of least significant counting stage, and also to respective inputs of an AND gate 8. The first J-K flipflop is fed with the pulses to be counted, which are also applied to one input of the AND gate 8, and the AND gate output is taken to the counter input. With a count of zero in counter 6 all Q outputs of the flip-flops are 1's and the pulse stream from the generator feeds directly through AND gate 8 to counter 6. When the counter is half full and the last stage of counter 6 is set, only half the pulses from the generator 1 pass through AND gate 8 to the counter, so the counting rate is halved. When the counter is ¥ full the last but one stage of counter 6 is set, and the pulse rate to the counter is again halved, thus as counting proceeds the counting rate is continually reduced in an approximately logarithmic progression. Also described is a digital low pass filter Fig. 3 (not shown) in which the output of a digital recursive filter (D) fed with a digitized signal is added to the digitized signal to provide base cut or lift.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB450871A GB1385024A (en) | 1971-02-12 | 1971-02-12 | Digital signal handling techniques |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB450871A GB1385024A (en) | 1971-02-12 | 1971-02-12 | Digital signal handling techniques |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1385024A true GB1385024A (en) | 1975-02-26 |
Family
ID=9778532
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB450871A Expired GB1385024A (en) | 1971-02-12 | 1971-02-12 | Digital signal handling techniques |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1385024A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0266148A2 (en) * | 1986-10-27 | 1988-05-04 | RCA Thomson Licensing Corporation | A tone control system for sampled data signals |
-
1971
- 1971-02-12 GB GB450871A patent/GB1385024A/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0266148A2 (en) * | 1986-10-27 | 1988-05-04 | RCA Thomson Licensing Corporation | A tone control system for sampled data signals |
US4764967A (en) * | 1986-10-27 | 1988-08-16 | Rca Licensing Corporation | Tone control system for sampled data signals |
AU601500B2 (en) * | 1986-10-27 | 1990-09-13 | Rca Licensing Corporation | A tone control system for sampled data signals |
EP0266148A3 (en) * | 1986-10-27 | 1990-09-26 | Rca Corporation | A tone control system for sampled data signals |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5461822A (en) | Transmitter circuit | |
DE2965314D1 (en) | DEMODULATOR ARRANGEMENT FOR DIPHASE DIGITALLY MODULATED SIGNALS | |
GB1481257A (en) | Signal processing circuit | |
GB1107431A (en) | Digital frequency divider with an adjustable divider factor | |
GB1020937A (en) | Improvements in or relating to apparatus for generating digital signals representingthe magnitude of an applied analogue signal | |
ES435303A1 (en) | Analog-to-digital converter | |
GB1385024A (en) | Digital signal handling techniques | |
ES467505A1 (en) | Circuit for producing a digital count representing the average value of a variable frequency | |
GB1029691A (en) | An electronic binary counter | |
GB1012132A (en) | Pulse counting systems | |
GB1103286A (en) | Digital counter/divider | |
JPS5679509A (en) | Automatic gain control circuit | |
GB1082176A (en) | Static counter with preselection | |
JPS5318376A (en) | Receiving circuit | |
JPS5362571A (en) | Electronic watch with stop watch | |
JPS53138667A (en) | A/d converter circuit | |
JPS56149823A (en) | Band pass filter | |
JPS5352041A (en) | Digital pll circuit | |
JPS5245250A (en) | Analog to digital convertor | |
FR2263384A1 (en) | Correction cct. for engine fuel injection system - varies duration of injection time according to exhaust oxygen content | |
JPS5450211A (en) | Receiver | |
BACHERIKOV et al. | High-speed logarithmic photodetectors with wide input signal range | |
JPS54138975A (en) | Position pulse correcting circuit | |
JPS52128044A (en) | High frequency noise elimination | |
NL6910496A (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed |