[go: up one dir, main page]

FR2843827B1 - MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER - Google Patents

MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER

Info

Publication number
FR2843827B1
FR2843827B1 FR0210588A FR0210588A FR2843827B1 FR 2843827 B1 FR2843827 B1 FR 2843827B1 FR 0210588 A FR0210588 A FR 0210588A FR 0210588 A FR0210588 A FR 0210588A FR 2843827 B1 FR2843827 B1 FR 2843827B1
Authority
FR
France
Prior art keywords
layer
selecting
plate
stamp
mechanical recycling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR0210588A
Other languages
French (fr)
Other versions
FR2843827A1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to FR0210588A priority Critical patent/FR2843827B1/en
Priority to TW92123246A priority patent/TWI322481B/en
Priority to EP03792598A priority patent/EP1532676A2/en
Priority to CNB038200538A priority patent/CN100557785C/en
Priority to JP2005501224A priority patent/JP2005537685A/en
Priority to PCT/IB2003/004029 priority patent/WO2004019403A2/en
Priority to KR1020057003368A priority patent/KR100854856B1/en
Priority to US10/726,039 priority patent/US7033905B2/en
Publication of FR2843827A1 publication Critical patent/FR2843827A1/en
Application granted granted Critical
Publication of FR2843827B1 publication Critical patent/FR2843827B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02032Preparing bulk and homogeneous wafers by reclaiming or re-processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76259Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
FR0210588A 2002-08-26 2002-08-26 MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER Expired - Lifetime FR2843827B1 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
FR0210588A FR2843827B1 (en) 2002-08-26 2002-08-26 MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER
TW92123246A TWI322481B (en) 2002-08-26 2003-08-25 Mechanical recycling of a wafer comprising a buffer layer, after having taken a layer therefrom
CNB038200538A CN100557785C (en) 2002-08-26 2003-08-26 Recycling of wafers with buffer structures
JP2005501224A JP2005537685A (en) 2002-08-26 2003-08-26 Mechanical recycling of the wafer after removing the layer from the wafer containing the buffer layer
EP03792598A EP1532676A2 (en) 2002-08-26 2003-08-26 Mechanical recycling of a wafer comprising a buffer layer, after having taken a layer therefrom
PCT/IB2003/004029 WO2004019403A2 (en) 2002-08-26 2003-08-26 Mechanical recycling of a wafer comprising a buffer layer, after having taken a layer therefrom
KR1020057003368A KR100854856B1 (en) 2002-08-26 2003-08-26 Mechanical recycling of a wafer comprising a buffer layer, after having taken a layer therefrom
US10/726,039 US7033905B2 (en) 2002-08-26 2003-12-01 Recycling of a wafer comprising a buffer layer after having separated a thin layer therefrom by mechanical means

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0210588A FR2843827B1 (en) 2002-08-26 2002-08-26 MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER

Publications (2)

Publication Number Publication Date
FR2843827A1 FR2843827A1 (en) 2004-02-27
FR2843827B1 true FR2843827B1 (en) 2005-05-27

Family

ID=31198316

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0210588A Expired - Lifetime FR2843827B1 (en) 2002-08-26 2002-08-26 MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER

Country Status (2)

Country Link
FR (1) FR2843827B1 (en)
TW (1) TWI322481B (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0926709A3 (en) * 1997-12-26 2000-08-30 Canon Kabushiki Kaisha Method of manufacturing an SOI structure
JP3500063B2 (en) * 1998-04-23 2004-02-23 信越半導体株式会社 Method for recycling peeled wafer and silicon wafer for reuse
US6468923B1 (en) * 1999-03-26 2002-10-22 Canon Kabushiki Kaisha Method of producing semiconductor member
US6326279B1 (en) * 1999-03-26 2001-12-04 Canon Kabushiki Kaisha Process for producing semiconductor article
EP1212787B1 (en) * 1999-08-10 2014-10-08 Silicon Genesis Corporation A cleaving process to fabricate multilayered substrates using low implantation doses
WO2002015244A2 (en) * 2000-08-16 2002-02-21 Massachusetts Institute Of Technology Process for producing semiconductor article using graded expitaxial growth

Also Published As

Publication number Publication date
FR2843827A1 (en) 2004-02-27
TW200411821A (en) 2004-07-01
TWI322481B (en) 2010-03-21

Similar Documents

Publication Publication Date Title
EP1554862A4 (en) MEETING KEY MANAGEMENT FOR A PUBLIC WIRELESS LAN WITH THE SUPPORT OF SEVERAL VIRTUAL OPERATORS
DE60010490D1 (en) POLYMER COMPOSITION CONTAINING A FLUOROLIGOMER
ZA200305011B (en) Adhesive bandage having a selectively placed layer.
AU2003241507A1 (en) Providing supplemental contact information corresponding to a referenced individual
DE60032551D1 (en) THIN FILM PRODUCTION
DE60308796D1 (en) A tire component containing high trans content styrene-butadiene rubber
FI20020998A7 (en) Method for forming a film
NO20034259D0 (en) Polymer-filled foil material
FR2835021B1 (en) ACTUATION ASSEMBLY WITH SYNCHRONIZED HYDRAULIC CYLINDERS
AU2002333686A1 (en) Process for preparing a substantially transparent conductive layer configuration
FR2843827B1 (en) MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER
SG121897A1 (en) A method of making direct contact on gate by usingdielectric stop layer
FI20021269A7 (en) Method for producing alloyed glass material
FR2849715B1 (en) RECYCLING A PLATE COMPRISING A MULTILAYER STRUCTURE AFTER REMOVING A THIN LAYER
GB2397378B (en) Method for retrieving local near-surface material information
EP1482540A4 (en) METHOD OF FORMING A THIN LAYER
AU2002236255A1 (en) Material for film structure
AU2003254543A1 (en) A method of increasing the area of a useful layer of material transferred onto a support
EP1632328A4 (en) METHOD AND DEVICE FOR MANUFACTURING A DUAL LAYER STRUCTURE BUCKET
ITMI20001213A0 (en) PROCEDURE FOR THE CREATION OF A TWO-LAYER SHEET MATERIAL, PARTICULARLY FOR FOOTWEAR INSOLES, REAL SHEET MATERIAL
ITGE20030086A1 (en) FLAT COMPOSITE MATERIAL AND PROCESS FOR ITS MANUFACTURE.
ITBZ20050016A1 (en) PROCEDURE FOR THE REALIZATION OF A FILM HINGE, MOLD FOR ITS IMPLEMENTATION AND A FILM HINGE SOON OBTAINED.
TW569937U (en) Film pasting machine for back-light plate
AU2003271657A8 (en) Substrate with a planar surface section, method for the production of a material film on the surface section of the substrate and use of said substrate
AU2003250299A1 (en) Production of a rewiring layer on a supporting material

Legal Events

Date Code Title Description
CD Change of name or company name

Owner name: SOITEC, FR

Effective date: 20120423

PLFP Fee payment

Year of fee payment: 15

PLFP Fee payment

Year of fee payment: 16

PLFP Fee payment

Year of fee payment: 17

PLFP Fee payment

Year of fee payment: 18

PLFP Fee payment

Year of fee payment: 19

PLFP Fee payment

Year of fee payment: 20