FR2428915A1 - Procede de fabrication d'un dispositif a semi-conducteurs - Google Patents
Procede de fabrication d'un dispositif a semi-conducteursInfo
- Publication number
- FR2428915A1 FR2428915A1 FR7817760A FR7817760A FR2428915A1 FR 2428915 A1 FR2428915 A1 FR 2428915A1 FR 7817760 A FR7817760 A FR 7817760A FR 7817760 A FR7817760 A FR 7817760A FR 2428915 A1 FR2428915 A1 FR 2428915A1
- Authority
- FR
- France
- Prior art keywords
- interconnection layer
- manufacturing
- semiconductor device
- manufacture
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
L'invention concerne la fabrication des circuits intégrés. Dans un circuit intégré à deux couches d'interconnexion, des trous de contact 3 relient la couche d'interconnexion inférieure 1 à la couche d'interconnexion supérieure 2. Pour assurer un bon contact entre les deux couches, on dépose dans les trous de contact un métal capable de réagir avec le métal de la couche d'interconnexion inférieure, ce qui fait disparaître la couche d'oxyde qui est susceptible de se former à la surface de la couche d'interconnexion inférieure. Application à la fabrication des circuits intégrés complexes.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7817760A FR2428915A1 (fr) | 1978-06-14 | 1978-06-14 | Procede de fabrication d'un dispositif a semi-conducteurs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7817760A FR2428915A1 (fr) | 1978-06-14 | 1978-06-14 | Procede de fabrication d'un dispositif a semi-conducteurs |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2428915A1 true FR2428915A1 (fr) | 1980-01-11 |
FR2428915B1 FR2428915B1 (fr) | 1982-12-31 |
Family
ID=9209488
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7817760A Granted FR2428915A1 (fr) | 1978-06-14 | 1978-06-14 | Procede de fabrication d'un dispositif a semi-conducteurs |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2428915A1 (fr) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0042926A1 (fr) * | 1980-07-01 | 1982-01-06 | Rockwell International Corporation | Contacts ohmiques d'aluminium sur aluminium, interconnexions multicouches |
EP0091870A1 (fr) * | 1982-04-14 | 1983-10-19 | Commissariat à l'Energie Atomique | Procédé de positionnement d'une ligne d'interconnexion sur un trou de contact électrique d'un circuit intégré |
FR2542922A1 (fr) * | 1983-03-18 | 1984-09-21 | Efcis | Procede de fabrication de circuits integres a plusieurs couches metalliques d'interconnexion et circuit realise par ce procede |
FR2550660A2 (fr) * | 1982-04-14 | 1985-02-15 | Commissariat Energie Atomique | Perfectionnement au procede de positionnement d'une ligne d'interconnexion sur un trou de contact electrique d'un circuit integre |
EP0139549A1 (fr) * | 1983-08-12 | 1985-05-02 | Commissariat A L'energie Atomique | Procédé de positionnement d'une ligne d'interconnexion sur un trou de contact électrique d'un circuit intégré |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1806980A1 (de) * | 1967-11-15 | 1969-06-19 | Fairchild Camera Instr Co | Halbleiter-Bauelement |
US3801880A (en) * | 1971-09-09 | 1974-04-02 | Hitachi Ltd | Multilayer interconnected structure for semiconductor integrated circuit and process for manufacturing the same |
-
1978
- 1978-06-14 FR FR7817760A patent/FR2428915A1/fr active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1806980A1 (de) * | 1967-11-15 | 1969-06-19 | Fairchild Camera Instr Co | Halbleiter-Bauelement |
US3801880A (en) * | 1971-09-09 | 1974-04-02 | Hitachi Ltd | Multilayer interconnected structure for semiconductor integrated circuit and process for manufacturing the same |
Non-Patent Citations (1)
Title |
---|
EXBK/73 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0042926A1 (fr) * | 1980-07-01 | 1982-01-06 | Rockwell International Corporation | Contacts ohmiques d'aluminium sur aluminium, interconnexions multicouches |
EP0091870A1 (fr) * | 1982-04-14 | 1983-10-19 | Commissariat à l'Energie Atomique | Procédé de positionnement d'une ligne d'interconnexion sur un trou de contact électrique d'un circuit intégré |
FR2525389A1 (fr) * | 1982-04-14 | 1983-10-21 | Commissariat Energie Atomique | Procede de positionnement d'une ligne d'interconnexion sur un trou de contact electrique d'un circuit integre |
FR2550660A2 (fr) * | 1982-04-14 | 1985-02-15 | Commissariat Energie Atomique | Perfectionnement au procede de positionnement d'une ligne d'interconnexion sur un trou de contact electrique d'un circuit integre |
US4505030A (en) * | 1982-04-14 | 1985-03-19 | Commissariat A L'energie Atomique | Process for positioning an interconnection line on an electrical contact hole of an integrated circuit |
FR2542922A1 (fr) * | 1983-03-18 | 1984-09-21 | Efcis | Procede de fabrication de circuits integres a plusieurs couches metalliques d'interconnexion et circuit realise par ce procede |
EP0139549A1 (fr) * | 1983-08-12 | 1985-05-02 | Commissariat A L'energie Atomique | Procédé de positionnement d'une ligne d'interconnexion sur un trou de contact électrique d'un circuit intégré |
US4541892A (en) * | 1983-08-12 | 1985-09-17 | Commissariat A L'energie Atomique | Process for the positioning of an interconnection line on an electrical contact hole of an integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
FR2428915B1 (fr) | 1982-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BE855162A (fr) | Procede pour former des connexions au travers d'une couche isolante dans la fabrication de circuits integres | |
US5403777A (en) | Semiconductor bond pad structure and method | |
US3968360A (en) | High resolution photoconductive array and process for fabricating same | |
FR2357069A1 (fr) | Procede de fabrication de connexions sur les faces inferieures et superieures d'un plan de masse situe sur un substrat de support | |
FR2392758A1 (fr) | Procede de soudage sur couches d'or | |
FR2428915A1 (fr) | Procede de fabrication d'un dispositif a semi-conducteurs | |
JPS63104371A (ja) | 半導体メモリの製造方法 | |
GB1200426A (en) | Method for providing a planar transistor with heat-dissipating top base and emitter contacts | |
FR2375955A1 (fr) | Machine pour la fabrication de micro-assemblages electroniques | |
JPS56164578A (en) | Manufacture of mos type semiconductor device | |
FR2371778A1 (fr) | Dispositif semi-conducteur | |
JPS60200541A (ja) | 半導体装置 | |
JPS58190043A (ja) | 多層配線法 | |
JPS57172764A (en) | Manufacture of semiconductor element | |
JPS5485686A (en) | Semiconductor integrated circuit device | |
JPS5928054B2 (ja) | 混成集積回路用基板 | |
JPS56129337A (en) | Insulative separation structure for semiconductor monolithic integrated circuit | |
US3514848A (en) | Method of making a semiconductor device with protective glass sealing | |
JPS617655A (ja) | 半導体装置 | |
JPH01268152A (ja) | 半導体装置 | |
JPS57194562A (en) | Semiconductor device and manufacture thereof | |
JPS57117280A (en) | Semiconductor device and manufacture thereof | |
JPS6052622U (ja) | 半導体製造装置 | |
JPH02222574A (ja) | 半導体装置 | |
JPS643068B2 (fr) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |