ES2103357T3 - Circuito dinamico de reposicion a cero a su conexion. - Google Patents
Circuito dinamico de reposicion a cero a su conexion.Info
- Publication number
- ES2103357T3 ES2103357T3 ES92890177T ES92890177T ES2103357T3 ES 2103357 T3 ES2103357 T3 ES 2103357T3 ES 92890177 T ES92890177 T ES 92890177T ES 92890177 T ES92890177 T ES 92890177T ES 2103357 T3 ES2103357 T3 ES 2103357T3
- Authority
- ES
- Spain
- Prior art keywords
- channel transistor
- connection
- dynamic circuit
- zero reset
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
- G01R19/16533—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application
- G01R19/16538—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application in AC or DC supplies
- G01R19/16552—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application in AC or DC supplies in I.C. power supplies
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
- H03K17/223—Modifications for ensuring a predetermined initial state when the supply voltage has been applied in field-effect transistor switches
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
- G01R19/16504—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the components employed
- G01R19/16519—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the components employed using FET's
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
- Oscillators With Electromechanical Resonators (AREA)
- Ultra Sonic Daignosis Equipment (AREA)
- Electrophonic Musical Instruments (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Amplifiers (AREA)
Abstract
UN CIRCUITO DE REPOSICION DE CONEXION DINAMICA PRESENTA UN CIRCUITO EN SERIE DE DOS TRANSISTORES DE CANAL P (2) Y (3), CONDUCIDO A UNA CAPACIDAD (4). LA CONEXION DE PUERTA DE UN TERCER TRANSISTOR DE CANAL P (7) Y LA CONEXION DE PUERTA DE UN PRIMER TRANSISTOR N (11), ESTAN ASIMISMO CONDUCIDAS A LA CAPACIDAD (4). LA CONEXION DE DRENAJE DEL TERCER TRANSISTOR DE CANAL P (7) ESTA UNIDO CON UN DIVISOR DE TENSION, QUE PRESENTA LOS PUNTOS NODALES (15) Y (14). ENTRE EL PUNTO NODAL (15) Y MASA (13) SE HA DISPUESTO AL MENOS UN TRANSISTOR DE CANAL N (11). EL PUNTO NODAL (14) ESTA CONECTADO CON LA SALIDA (6).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT0154091A AT401984B (de) | 1991-08-01 | 1991-08-01 | Dynamische einschalt-rücksetzschaltung |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2103357T3 true ES2103357T3 (es) | 1997-09-16 |
Family
ID=3515645
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES92890177T Expired - Lifetime ES2103357T3 (es) | 1991-08-01 | 1992-08-03 | Circuito dinamico de reposicion a cero a su conexion. |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0534924B1 (es) |
AT (2) | AT401984B (es) |
DE (1) | DE59208380D1 (es) |
ES (1) | ES2103357T3 (es) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960003529B1 (ko) * | 1993-07-08 | 1996-03-14 | 삼성전자주식회사 | 반도체 메모리 장치의 칩 초기화 신호 발생회로 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4409501A (en) * | 1981-07-20 | 1983-10-11 | Motorola Inc. | Power-on reset circuit |
US4634904A (en) * | 1985-04-03 | 1987-01-06 | Lsi Logic Corporation | CMOS power-on reset circuit |
IT1215463B (it) * | 1987-05-07 | 1990-02-14 | Sgs Microelettronica Spa | Generatore di impulsi di riposizionamento in coincidenza colla salita dell'alimentazione, per circuiti integrati di tipo cmos. |
JPH0229118A (ja) * | 1988-05-27 | 1990-01-31 | Advanced Micro Devices Inc | Cmosパワーオン・リセット回路 |
-
1991
- 1991-08-01 AT AT0154091A patent/AT401984B/de active
-
1992
- 1992-08-03 AT AT92890177T patent/ATE152305T1/de not_active IP Right Cessation
- 1992-08-03 EP EP92890177A patent/EP0534924B1/de not_active Expired - Lifetime
- 1992-08-03 DE DE59208380T patent/DE59208380D1/de not_active Expired - Lifetime
- 1992-08-03 ES ES92890177T patent/ES2103357T3/es not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
AT401984B (de) | 1997-01-27 |
EP0534924B1 (de) | 1997-04-23 |
DE59208380D1 (de) | 1997-05-28 |
ATA154091A (de) | 1996-05-15 |
ATE152305T1 (de) | 1997-05-15 |
EP0534924A1 (de) | 1993-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69231751D1 (de) | Flash-speicher mit verbesserten löscheigenschaften und schaltung dafür | |
KR890013862A (ko) | 전압레벨 변환회로 | |
KR900002566A (ko) | 버퍼회로 | |
HK1003734A1 (en) | Integrated circuit for generating a reset signal | |
KR900002558A (ko) | 출력회로 | |
KR920015378A (ko) | 기판 바이어스 회로 | |
KR880004578A (ko) | 래치업 방지회로를 가진 cmos 집적회로 장치 | |
KR910008863A (ko) | 반도체 집적회로 | |
ATE139875T1 (de) | Cmos-pufferschaltung | |
DE3485235D1 (de) | Eingangssignalpegelwandler fuer eine mos-digitalschaltung. | |
ES2103357T3 (es) | Circuito dinamico de reposicion a cero a su conexion. | |
KR940020669A (ko) | 바이어스 회로(bias circuit) | |
EP0276850A3 (en) | Semiconductor integrated circuit device with latch up preventing structure | |
ATE169421T1 (de) | Schaltung zur spannungsmessung bei geringer leistung | |
KR920010907A (ko) | 자유 전하 회로 | |
KR930011274A (ko) | 입력회로 | |
US4404477A (en) | Detection circuit and structure therefor | |
KR960039637A (ko) | 집적 버퍼회로 | |
KR890004495A (ko) | 리셋트신호 발생회로 | |
KR910010860A (ko) | 출력회로 | |
KR870003623A (ko) | 슈미트 회로 | |
KR920001841A (ko) | 파워 온 리셋트 회로 | |
SU783964A2 (ru) | Фантастронный генератор импульсов | |
DE58906588D1 (de) | Integrierte Referenzspannungsquelle. | |
KR920005481A (ko) | 벌크효과를 이용한 △v_th 기준회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 534924 Country of ref document: ES |