[go: up one dir, main page]

EP1333707B1 - Electronic ballast for a discharge lamp - Google Patents

Electronic ballast for a discharge lamp Download PDF

Info

Publication number
EP1333707B1
EP1333707B1 EP03000735A EP03000735A EP1333707B1 EP 1333707 B1 EP1333707 B1 EP 1333707B1 EP 03000735 A EP03000735 A EP 03000735A EP 03000735 A EP03000735 A EP 03000735A EP 1333707 B1 EP1333707 B1 EP 1333707B1
Authority
EP
European Patent Office
Prior art keywords
switches
switch
electronic ballast
inverter
lamp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP03000735A
Other languages
German (de)
French (fr)
Other versions
EP1333707A1 (en
Inventor
Nebosja Jelaca
Thomas Dünser
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tridonicatco GmbH and Co KG
Original Assignee
Tridonicatco GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=7713522&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP1333707(B1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Tridonicatco GmbH and Co KG filed Critical Tridonicatco GmbH and Co KG
Publication of EP1333707A1 publication Critical patent/EP1333707A1/en
Application granted granted Critical
Publication of EP1333707B1 publication Critical patent/EP1333707B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14Circuit arrangements
    • H05B41/26Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC
    • H05B41/28Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters
    • H05B41/288Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters with semiconductor devices and specially adapted for lamps without preheating electrodes, e.g. for high-intensity discharge lamps, high-pressure mercury or sodium lamps or low-pressure sodium lamps
    • H05B41/2881Load circuits; Control thereof
    • H05B41/2882Load circuits; Control thereof the control resulting from an action on the static converter
    • H05B41/2883Load circuits; Control thereof the control resulting from an action on the static converter the controlled element being a DC/AC converter in the final stage, e.g. by harmonic mode starting
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14Circuit arrangements
    • H05B41/26Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC
    • H05B41/28Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters
    • H05B41/282Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters with semiconductor devices
    • H05B41/2825Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters with semiconductor devices by means of a bridge converter in the final stage
    • H05B41/2828Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters with semiconductor devices by means of a bridge converter in the final stage using control circuits for the switching elements
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B41/00Circuit arrangements or apparatus for igniting or operating discharge lamps
    • H05B41/14Circuit arrangements
    • H05B41/26Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC
    • H05B41/28Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters
    • H05B41/295Circuit arrangements in which the lamp is fed by power derived from DC by means of a converter, e.g. by high-voltage DC using static converters with semiconductor devices and specially adapted for lamps with preheating electrodes, e.g. for fluorescent lamps
    • H05B41/298Arrangements for protecting lamps or circuits against abnormal operating conditions
    • H05B41/2981Arrangements for protecting lamps or circuits against abnormal operating conditions for protecting the circuit against abnormal operating conditions
    • H05B41/2986Arrangements for protecting lamps or circuits against abnormal operating conditions for protecting the circuit against abnormal operating conditions against internal abnormal circuit conditions

Definitions

  • the present invention relates to an electronic ballast for at least one gas discharge lamp according to the preamble of claim 1 and a method for operating such a device.
  • the invention deals with the processes during the ignition of the gas discharge lamp.
  • the use of electronic ballasts for operating gas discharge lamps leads to significant energy savings compared to the use of conventional ballasts due to lower losses and improved lamp efficiency.
  • the input of a typical electronic ballast is a connected to the power supply network high-frequency filter, which is connected to a rectifier circuit.
  • the rectified by the rectifier circuit supply voltage is supplied to a smoothing circuit for generating an intermediate circuit voltage, a fed with the intermediate circuit voltage inverter finally generates a high-frequency AC voltage which is applied to the load circuit with the gas discharge lamp connected thereto.
  • the operation with the high-frequency alternating voltage results in a reduction of the electrode losses and an increase in the luminous efficacy. It is also possible to control the lamps in a controlled and gentle manner.
  • the electrodes are preheated at first at an increased frequency of the inverter.
  • the frequency generated by the inverter is then lowered so that it approaches the resonant frequency of the load circuit, which is primarily determined by a series resonant circuit in the load circuit, and as a result, the voltage applied to the lamp increases.
  • the ignition of the gas discharge lamp takes place, with the result that its resistance drops sharply.
  • an excessive current flow occurring as a result of this is avoided by virtue of the fact that the inductance of the series resonant circuit is designed as a choke and accordingly has a current-limiting effect.
  • a ballast for a gas discharge lamp which has a connected to a DC voltage source inverter with two switches. Furthermore, the switching arrangement has a load circuit which contains the lamp and a series resonant circuit. The switches are connected to a current sensor. The switching arrangement operates as a resonant starter to provide a high voltage for the lamp ignition.
  • No. 5,925,990 describes an electronic ballast for a gas discharge lamp, the load circuit of which has a series resonant circuit in addition to the lamp.
  • the ballast further includes a microprocessor-controlled inverter. For the accident, a voltage limiter is provided.
  • the present invention is therefore based on the object to bring about a reliable ignition of the lamp with a reduced inductance in their volume.
  • the ignition current or the ignition voltage should remain within an acceptable range in order to prevent damage to the ballast can.
  • an inventive electronic ballast having the features of claim 1. This is characterized in that a provided in the ballast control circuit, which increases the turn-on of the switches of the inverter during the ignition phase gradually and thus lowers the operating frequency, during the turn-on of one of the two switches, the height of the Monitor the current supplied to the load circuit and in the event that the current exceeds a predetermined reference value, the switch opens prematurely and then regularly turns on again.
  • the object is further achieved by a method according to the invention.
  • the premature opening of the switch has the consequence that the current switching period of the two switches of the inverter is shortened, which is equivalent to a higher instantaneous frequency.
  • the operation in the non-linear region of the throttle can be mastered.
  • the control circuit for monitoring the load circuit current preferably detects the voltage drop across a resistor arranged at the base of the half-bridge of the inverter and compares this with a reference voltage. The monitoring of the current then takes place during the switch-on of the lower switch of the half-bridge.
  • a predetermined delay time is provided to preclude a short circuit of the inverter.
  • the switches are preferably MOS field effect transistors whose gates are controlled by the control circuit by means of pulse width modulated signals.
  • the ballast may include an additional safety circuit that completely disables the inverter for a temporary period of time in the event of too late opening of the switch and thus uncontrollable voltage spikes.
  • the control circuit additionally monitors the lamp voltage and compares it with a further predetermined limit value.
  • the inverter is formed by a half-bridge of two series-connected electronic switches Q1 and Q2. These switches Q1, Q2 can be formed, for example, by two MOS field-effect transistors.
  • the base of the half-bridge is connected via a shunt resistor R1 to ground, while at the input of the half-bridge, the DC voltage U BUS is applied, which can be generated for example by the formation of the mains voltage by a combination of radio interference suppression and rectifier. Alternatively, however, any other DC voltage source may be applied to the half-bridge.
  • the gas discharge lamp LA which is preferably a fluorescent lamp
  • connected load circuit is connected.
  • This first consists of a series resonant circuit, which is composed of a choke L1 and a resonance capacitor C1.
  • a series circuit of a coupling capacitor C2 and the gas discharge lamp LA is further connected in such a way that it is parallel to the resonance capacitor C1.
  • the two switches Q1, Q2 of the inverter are driven by a control circuit 1, which transmits control signals to the gates of the two field effect transistors Q1 and Q2.
  • a clocking scheme for the two switches Q1, Q2 which normally occurs during the activation is shown in FIG. 2a.
  • a switching period begins with the switching on and off of the upper switch Q1 of the half-bridge for a specific switch-on time t on , the term "closing" when using field-effect transistors being understood as being switched through.
  • the switch Q1 is opened again or the transistor is switched off and the switch Q2 is closed alternately.
  • a predetermined delay time t d is waited for to simultaneously close the two switches Q1, Q2 and thus avoid a short circuit of the inverter in any case.
  • the second switch Q2 is also closed for the switch-on time t on and then opened again. After further waiting for the delay time t d , the upper switch Q1 is closed again, thus ending a complete switching period.
  • T p 2 ⁇ ( t on + t d )
  • the electrodes of the lamp LA are first preheated, which is done by applying an alternating voltage to the load circuit at a frequency which is significantly above the resonant frequency of the load circuit. The resulting voltage is then too low to cause ignition of the lamp LA.
  • the ignition of the lamp LA is initiated, which is done by gradually increasing the on-time t on for the two switches Q1, Q2 of the inverter and accordingly reducing the operating frequency of the inverter.
  • the frequency then approaches ever closer to the resonant frequency of the load circuit until the resulting voltage is so large that it causes an ignition of the gas discharge lamp LA.
  • a high current can already occur in the load circuit before the ignition of the lamp LA, which has the consequence that the inductor L1 no longer acts linearly and consequently high current and voltage peaks occur.
  • the control circuit 1 monitors the magnitude of the current supplied to the load circuit during the switch-on phase of the lower switch Q2. For this purpose, it detects the voltage drop across the shunt resistor R1 and supplies it to a comparator 2, which compares it with a reference voltage V ref1 .
  • This voltage V ref1 is chosen such that the maximum current on the one hand sufficient to ensure a reliable ignition, and on the other hand to high current loads are avoided, especially when the throttle is operated in saturation.
  • the reaction of the control circuit 1 to a state in which the voltage drop across the resistor R1 exceeds the reference value V ref1, that is, the current supplied to the load circuit exceeds the maximum current of the inductor L1, is shown in FIG. 2b.
  • the first half of the switching period corresponds to the clock scheme shown in Fig. 2a for the unregulated case, since in the present example, the monitoring described below takes place only during the switch-on of the lower switch Q2.
  • the upper switch Q1 for the current set by the control circuit 1 on-time t on, and then closed after the opening of the switch Q1 and waiting for the delay time t d of the lower switch Q2 is closed.
  • the voltage U R1 dropping across the shunt resistor R1 increases continuously, as shown in the upper area of FIG. This is monitored by the control circuit 1.
  • a pulse P occurs at the output of the comparator 2, which causes the control circuit 1 to switch off the switch Q2 after a system-related reaction time t r .
  • the turn-on time t ' on of the lower switch Q2 is thus reduced compared to the turn-on time t on of the upper switch Q1.
  • the first switch Q 1 is then again normal, ie switched on and off again for the previously set switch-on time t on .
  • the switching behavior according to the invention just described is summarized in the flowchart in FIG.
  • the first two steps 100 and 101 of the method consist - as described above - in that the upper switch Q1 is switched on and normally switched off again after the switch-on time has elapsed.
  • the lower switch Q2 is turned on in step 103.
  • step 105 Increasing the count R in step 105 results in increasing the on-time t on for the two switches Q1 and Q2. This is because the on-time is derived from the count value R by, for example, counting an internal counter of the control circuit 1 up to the value of R.
  • t on R ⁇ T cl
  • T cl corresponds to the duration of the base clock of an internal timer of the control circuit 1.
  • step 108 After the switch Q2 and the waiting for the delay time t d is switched off in step 108 is a cycle completely through and the switch Q1 is turned on again, but now for a slightly extended on-time.
  • step 107 the switch Q2 is immediately switched off (step 107) and the delay time in step 108 is waited before the switch Q1 is switched on again. In this case, therefore, the count value R and thus the duty cycle for the two switches Q1 and Q2 is no longer increased, which - as explained above - has the consequence that a controlled operation of the throttle is realized.
  • the count R does not have to be increased on each pass.
  • increasing the count value R can also occur only every third or fifth pass, depending on how fast the frequency of the inverter is to be reduced during the ignition operation.
  • Fig. 4 an extended variant of the circuit according to the invention is shown, in which there is an additional monitoring of the lamp voltage.
  • the voltage dropping at the lamp LA is here supplied to a further comparator 3, which compares it with a further reference value V ref2 . If the lamp voltage exceeds this second reference value V ref2 , the control circuit 1 completely shuts off the inverter for a short period of time in order to avoid damaging the entire circuit arrangement.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Circuit Arrangements For Discharge Lamps (AREA)
  • Discharge Lamps And Accessories Thereof (AREA)

Abstract

An electronic starter for a gas discharge, preferably fluorescent, lamp (LA) has a dc source, inverter with half-bridges (Q1,2), a load of lamp and series resonant circuit. A control (1) operates on the switches during ignition to give a stepwise increase in switching time and monitors the load current, briefly opening the switches if a threshold is exceeded. An Independent claim is also given for a process of operation as above.

Description

Die vorliegende Erfindung betrifft ein elektronisches Vorschaltgerät für mindestens eine Gasentladungslampe gemäß dem Oberbegriff des Anspruches 1 sowie ein Verfahren zum Betrieb eines solchen Geräts. Insbesondere befasst sich die Erfindung mit den Vorgängen während des Zündens der Gasentladungslampe.The present invention relates to an electronic ballast for at least one gas discharge lamp according to the preamble of claim 1 and a method for operating such a device. In particular, the invention deals with the processes during the ignition of the gas discharge lamp.

Die Verwendung elektronischer Vorschaltgeräte zum Betreiben von Gasentladungslampen führt im Vergleich zur Verwendung von konventionellen Vorschaltgeräten aufgrund von niedrigeren Verlusten sowie einem verbesserten Lampenwirkungsgrad zu deutlichen Energieeinsparungen. Den Eingang eines typischen elektronischen Vorschaltgerätes bildet ein an das Spannungsversorgungsnetz angeschlossenes Hochfrequenzfilter, welches mit einer Gleichrichterschaltung verbunden ist. Die von der Gleichrichterschaltung gleichgerichtete Versorgungsspannung wird einer Glättungsschaltung zum Erzeugen einer Zwischenkreisspannung zugeführt, ein mit der Zwischenkreisspannung gespeister Wechselrichter erzeugt schließlich eine hochfrequente Wechselspannung, welche an den Lastkreis mit der daran angeschlossenen Gasentladungslampe angelegt wird. Das Betreiben mit der hochfrequenten Wechselspannung hat eine Verringerung der Elektrodenverluste sowie eine Steigerung der Lichtausbeute zur Folge. Ferner besteht die Möglichkeit, die Lampen kontrolliert und schonend zu zünden.The use of electronic ballasts for operating gas discharge lamps leads to significant energy savings compared to the use of conventional ballasts due to lower losses and improved lamp efficiency. The input of a typical electronic ballast is a connected to the power supply network high-frequency filter, which is connected to a rectifier circuit. The rectified by the rectifier circuit supply voltage is supplied to a smoothing circuit for generating an intermediate circuit voltage, a fed with the intermediate circuit voltage inverter finally generates a high-frequency AC voltage which is applied to the load circuit with the gas discharge lamp connected thereto. The operation with the high-frequency alternating voltage results in a reduction of the electrode losses and an increase in the luminous efficacy. It is also possible to control the lamps in a controlled and gentle manner.

Zum Zünden der Gasentladungslampe werden üblicher Weise zunächst deren Elektroden bei einer erhöhten Frequenz des Wechselrichters vorgeheizt. Am Ende dieser Vorheizperiode wird dann die von dem Wechselrichter erzeugte Frequenz abgesenkt, so dass sie sich der Resonanzfrequenz des Lastkreises, die in erster Linie durch einen in dem Lastkreis angeordneten Serienresonanzkreis bestimmt wird, annähert und in Folge davon die an der Lampe anliegende Spannung steigt. Zu einem bestimmten Zeitpunkt während des Absenkens der Frequenz erfolgt schließlich die Zündung der Gasentladungslampe, was zur Folge hat, dass deren Widerstand stark absinkt. Ein als Folge davon auftretender überhöhter Stromfluss wird jedoch dadurch vermieden, dass die Induktivität des Serienresonanzkreises als Drossel ausgebildet ist und dementsprechend strombegrenzend wirkt.In order to ignite the gas discharge lamp, the electrodes are preheated at first at an increased frequency of the inverter. At the end of this preheat period, the frequency generated by the inverter is then lowered so that it approaches the resonant frequency of the load circuit, which is primarily determined by a series resonant circuit in the load circuit, and as a result, the voltage applied to the lamp increases. Finally, at a certain point in time during the lowering of the frequency, the ignition of the gas discharge lamp takes place, with the result that its resistance drops sharply. However, an excessive current flow occurring as a result of this is avoided by virtue of the fact that the inductance of the series resonant circuit is designed as a choke and accordingly has a current-limiting effect.

Wenn durch die Drossel des Lastkreises ein starker Strom fließt, so hat dies ab einem gewissen Stromwert zur Folge, dass die Drossel nicht mehr linear wirkt. Dies ist jedenfalls dann der Fall, wenn es sich nicht nur um eine reine Spule, sondern um eine Spule mit einem zusätzlichen ferromagnetischen Kern handelt. Befindet sich die Drossel außerhalb ihres Linearitätsbereichs, so bedeutet dies, dass sich ihr induktiver Widerstand reduziert, was wiederum zur Folge haben kann, dass verhältnismäßig starke Strom- und Spannungsspitzen auftreten, die möglicherweise eine Beschädigung oder gar Zerstörung des Vorschaltgerätes zur Folge haben.If a strong current flows through the choke of the load circuit, then at a certain current value, the result is that the choke no longer acts linearly. This is certainly the case if it is not just a pure coil, but a coil with an additional ferromagnetic core. If the throttle is outside its linearity range, this means that it is more inductive Resistance reduced, which in turn can result in that relatively high current and voltage peaks occur, which may have damage or even destruction of the ballast result.

Um die oben beschriebenen Probleme zu vermeiden, werden bislang überwiegend Drosseln verwendet, die groß genug sind, um unter regulären Bedingungen nicht in einen nicht-linearen Zustand zu geraten. Derartige Drosseln sind allerdings aufgrund ihres größeren Volumens auch verhältnismäßig teuer. Ferner sind dadurch den Möglichkeiten, die Abmessungen des Vorschaltgeräts insgesamt zu reduzieren, Grenzen gesetzt.In order to avoid the above-described problems, so far chokes are used which are large enough not to get into a non-linear state under regular conditions. However, such chokes are also relatively expensive due to their larger volume. Furthermore, this limits the possibilities to reduce the overall dimensions of the ballast.

Um Beschädigungen des elektronischen Vorschaltgerätes zu vermeiden, ist ferner auch bekannt, für den Fall, dass eine Sättigung bzw. Nicht-Linearität der Drossel festgestellt wird, den Wechselrichter schnellstmöglich abzuschalten. Die Abschaltung erfolgt dann so schnell, dass dies für die Gewährleistung einer sicheren Zündung der Lampe nicht ausreichend ist. Der oben beschriebene Ablauf zum Zünden der Lampe muss dann wiederholt werden.In order to avoid damage to the electronic ballast, it is also known, in the event that a saturation or non-linearity of the throttle is detected to turn off the inverter as soon as possible. The shutdown is then so fast that this is not enough to ensure a reliable ignition of the lamp. The procedure described above for igniting the lamp must then be repeated.

Aus der US 4,060,751 ist eine Vorschaltanordnung für eine Gasentladungslampe bekannt, die einen mit einer Gleichspannungsquelle verbundenen Wechselrichter mit zwei Schaltern aufweist. Weiterhin weist die Schaltanordnung einen Lastkreis auf, der die Lampe und einen Serienresonanzkreis enthält. Die Schalter sind mit einem Stromfühler verbunden. Die Schaltanordnung arbeitet als ein resonanter Starter, um eine hohe Spannung für die Lampenzündung zu liefern.From US 4,060,751 a ballast for a gas discharge lamp is known, which has a connected to a DC voltage source inverter with two switches. Furthermore, the switching arrangement has a load circuit which contains the lamp and a series resonant circuit. The switches are connected to a current sensor. The switching arrangement operates as a resonant starter to provide a high voltage for the lamp ignition.

In der US 5,925,990 ist ein elektronisches Vorschaltgerät für eine Gasentladungslampe beschrieben, dessen Lastkreis neben der Lampe einen Serienresonanzkreis aufweist. Das Vorschaltgerät weist weiterhin einen mikroprozessorgesteuerten Wechselrichter auf. Für den Störfall ist ein Spannungsbegrenzer vorgesehen.No. 5,925,990 describes an electronic ballast for a gas discharge lamp, the load circuit of which has a series resonant circuit in addition to the lamp. The ballast further includes a microprocessor-controlled inverter. For the accident, a voltage limiter is provided.

Der vorliegenden Erfindung liegt deshalb die Aufgabe zugrunde, eine zuverlässige Zündung der Lampe mit einer in ihrem Volumen reduzierten Induktivität herbeizuführen. Dabei soll der Zündstrom bzw. die Zündspannung in einem akzeptablen Bereich bleiben, um Beschädigungen des Vorschaltgerätes ausschließen zu können.The present invention is therefore based on the object to bring about a reliable ignition of the lamp with a reduced inductance in their volume. The ignition current or the ignition voltage should remain within an acceptable range in order to prevent damage to the ballast can.

Diese Aufgabe wird durch ein erfindungsgemäßes elektronisches Vorschaltgerät, das die Merkmale des Anspruches 1 aufweist, gelöst. Dieses zeichnet sich dadurch aus, dass eine in dem Vorschaltgerät vorgesehene Steuerschaltung, welche die Einschaltzeiten der Schalter des Wechselrichters während der Zündphase schrittweise erhöht und damit die Betriebsfrequenz senkt, während der Einschaltzeit eines der beiden Schalter die Höhe des dem Lastkreis zugeführten Stromes überwacht und für den Fall, dass der Strom einen vorgegebenen Referenzwert überschreitet, den Schalter vorzeitig öffnet und dann regulär wieder einschaltet.This object is achieved by an inventive electronic ballast having the features of claim 1. This is characterized in that a provided in the ballast control circuit, which increases the turn-on of the switches of the inverter during the ignition phase gradually and thus lowers the operating frequency, during the turn-on of one of the two switches, the height of the Monitor the current supplied to the load circuit and in the event that the current exceeds a predetermined reference value, the switch opens prematurely and then regularly turns on again.

Die Aufgabe wird weiterhin durch ein erfindungsgemässes Verfahren gelöst.The object is further achieved by a method according to the invention.

Das vorzeitige Öffnen des Schalters hat zur Folge, dass die aktuelle Schaltperiode der beiden Schalter des Wechselrichters verkürzt wird, was gleichbedeutend mit einer höheren Augenblicksfrequenz ist. Hierdurch kann bei einer geeigneten Wahl des Referenzwertes der Betrieb im nicht-linearen Bereich der Drossel beherrscht werden.The premature opening of the switch has the consequence that the current switching period of the two switches of the inverter is shortened, which is equivalent to a higher instantaneous frequency. As a result, with a suitable choice of the reference value, the operation in the non-linear region of the throttle can be mastered.

Da allerdings der Schalter nachfolgend wieder regulär eingeschaltet, d.h. in den darauffolgenden Schaltperioden die zuvor eingestellte Einschaltzeit für die beiden Schalter bzw. deren Betriebsfrequenz beibehalten wird, wird über eine längeren Zeitraum hinweg ein kontrollierter Betrieb im Grenzbereich der Drossel des Lastkreises und damit letztendlich ein sicheres Zünden der Lampe ermöglicht.However, since the switch is subsequently turned back on normally, i. In the subsequent switching periods, the previously set switch-on time for the two switches or their operating frequency is maintained, a controlled operation in the boundary region of the throttle of the load circuit and thus ultimately a safe ignition of the lamp is enabled over a longer period of time.

Weiterbildungen der Erfindung sind Gegenstand der Unteransprüche.Further developments of the invention are the subject of the dependent claims.

So erfasst die Steuerschaltung zur Überwachung des Lastkreisstromes vorzugsweise die über einen am Fußpunkt der Halbbrücke des Wechselrichters angeordneten Widerstand abfallende Spannung und vergleicht diese mit einer Referenzspannung. Die Überwachung des Stromes erfolgt dann während der Einschaltphase des unteren Schalters der Halbbrücke. Darüber hinaus ist nach dem Ausschalten eines der beiden Schalter und dem darauffolgenden Einschalten des anderen Schalter eine vorgegebene Verzögerungszeit vorgesehen, um einen Kurzschluss des Wechselrichters auszuschließen. Bei den Schaltern handelt es sich vorzugsweise um MOS-Feldeffekttransistoren, deren Gates von der Steuerschaltung mittels pulsweitenmodulierter Signale angesteuert werden. Darüber hinaus kann das Vorschaltgerät eine zusätzliche Sicherheitsschaltung aufweisen, die für den Fall des zu späten Öffnens des Schalters und somit unkontrollierbarer Spannungsspitzen den Wechselrichter für einen vorübergehenden Zeitraum vollständig stilllegt. Hierzu überwacht die Steuerschaltung zusätzlich auch die Lampenspannung und vergleicht diese mit einem weiteren vorgegebenen Grenzwert.Thus, the control circuit for monitoring the load circuit current preferably detects the voltage drop across a resistor arranged at the base of the half-bridge of the inverter and compares this with a reference voltage. The monitoring of the current then takes place during the switch-on of the lower switch of the half-bridge. In addition, after switching off one of the two switches and the subsequent switching on of the other switch, a predetermined delay time is provided to preclude a short circuit of the inverter. The switches are preferably MOS field effect transistors whose gates are controlled by the control circuit by means of pulse width modulated signals. In addition, the ballast may include an additional safety circuit that completely disables the inverter for a temporary period of time in the event of too late opening of the switch and thus uncontrollable voltage spikes. For this purpose, the control circuit additionally monitors the lamp voltage and compares it with a further predetermined limit value.

Im folgenden soll die Erfindung anhand der beiliegenden Zeichnung näher erläutert werden. Es zeigen:

Fig. 1
ein erstes Ausführungsbeispiel einer Schaltungsanordnung für das erfindungsgemäße Vorschaltgerät;
Fig. 2a
ein Taktschema der beiden Schalter des Wechselrichters für den Fall, dass die erfindungsgemässe Regelung inaktiv, d.h. ein Referenzwert noch nicht überschritten ist;
Fig. 2b
ein Taktschema der beiden Schalter, für den Fall, dass die erfindungsgemässe Regelung aktiv, d.h. der Referenzwert bereits überschritten ist;
Fig. 3
ein Flussdiagramm des erfindungsgemäßen Verfahrens; und
Fig. 4
eine Erweiterung der in Fig. 1 dargestellten Schaltungsanordnung.
In the following the invention will be explained in more detail with reference to the accompanying drawings. Show it:
Fig. 1
a first embodiment of a circuit arrangement for the ballast according to the invention;
Fig. 2a
a timing diagram of the two switches of the inverter in the event that the inventive control inactive, ie a reference value is not exceeded;
Fig. 2b
a timing diagram of the two switches, in the event that the inventive control active, ie the reference value is already exceeded;
Fig. 3
a flow chart of the method according to the invention; and
Fig. 4
an extension of the circuit arrangement shown in Fig. 1.

Die wesentlichen Bestandteile der vorliegenden Erfindung sind in dem Schaltbild in Fig. 1 dargestellt. Die vor dem Wechselrichter angeordneten weiteren Elemente des Vorschaltgerätes - beispielsweise der Gleichrichter und die Glättungsschaltung - sind bereits hinlänglich bekannt und sollen daher im folgenden nicht näher erläutert werden.The essential components of the present invention are shown in the diagram in FIG. The arranged before the inverter further elements of the ballast - for example, the rectifier and the smoothing circuit - are already well known and will therefore not be explained in detail below.

Der Wechselrichter wird durch eine Halbbrücke aus zwei in Serie geschalteten elektronischen Schaltern Q1 und Q2 gebildet. Diese Schalter Q1, Q2 können beispielsweise durch zwei MOS-Feldeffekttransistoren gebildet werden. Der Fußpunkt der Halbbrücke ist über einen Shunt-Widerstand R1 mit Masse verbunden, während an dem Eingang der Halbbrücke die Gleichspannung UBUS anliegt, die beispielsweise durch die Formung der Netzspannung durch eine Kombination aus Funkentstörer und Gleichrichter erzeugt werden kann. Alternativ hierzu kann allerdings auch eine beliebige andere Gleichspannungsquelle an der Halbbrücke anliegen.The inverter is formed by a half-bridge of two series-connected electronic switches Q1 and Q2. These switches Q1, Q2 can be formed, for example, by two MOS field-effect transistors. The base of the half-bridge is connected via a shunt resistor R1 to ground, while at the input of the half-bridge, the DC voltage U BUS is applied, which can be generated for example by the formation of the mains voltage by a combination of radio interference suppression and rectifier. Alternatively, however, any other DC voltage source may be applied to the half-bridge.

An den gemeinsamen Knotenpunkt der beiden Schalter Q1 und Q2 ist der die Gasentladungslampe LA, bei der es sich vorzugsweise um eine Leuchtstofflampe handelt, enthaltene Lastkreis angeschlossen. Dieser besteht zunächst aus einem Serienresonanzkreis, der sich aus einer Drossel L1 und einem Resonanzkondensator C1 zusammensetzt. An den Verbindungspunkt zwischen der Drossel L1 und dem Resonanzkondensator C1 ist ferner eine Serienschaltung aus einem Koppelkondensator C2 und der Gasentladungslampe LA derart angeschlossen, dass sie parallel zu dem Resonanzkondensator C1 liegt.At the common node of the two switches Q1 and Q2 of the gas discharge lamp LA, which is preferably a fluorescent lamp, connected load circuit is connected. This first consists of a series resonant circuit, which is composed of a choke L1 and a resonance capacitor C1. At the connection point between the inductor L1 and the resonance capacitor C1, a series circuit of a coupling capacitor C2 and the gas discharge lamp LA is further connected in such a way that it is parallel to the resonance capacitor C1.

Das Ansteuern der beiden Schalter Q1, Q2 des Wechselrichters erfolgt durch eine Steuerschaltung 1, die Steuersignale an die Gates der beiden Feldeffekttransistoren Q1 und Q2 übermittelt. Ein bei der Ansteuerung üblicherweise auftretendes Taktschema für die beiden Schalter Q1, Q2 ist in Fig. 2a dargestellt.The two switches Q1, Q2 of the inverter are driven by a control circuit 1, which transmits control signals to the gates of the two field effect transistors Q1 and Q2. A clocking scheme for the two switches Q1, Q2 which normally occurs during the activation is shown in FIG. 2a.

Gemäß dieser Darstellung beginnt eine Schaltperiode mit einem Einschalten bzw. Schließen des oberen Schalters Q1 der Halbbrücke für eine bestimmte Einschaltzeit ton, wobei unter dem Begriff "Schließen" bei der Verwendung von Feldeffekttransistoren zu verstehen ist, dass diese durchgeschaltet werden. Am Ende dieser Einschaltzeit ton wird der Schalter Q1 wieder geöffnet bzw. der Transistor gesperrt und alternierend der Schalter Q2 geschlossen. Zwischen dem Öffnen des Schalters Q1 und dem darauffolgenden Schließen des Schalters Q2 wird eine vorgegebene Verzögerungszeit td abgewartet, um ein gleichzeitiges Schließen der beiden Schalter Q1, Q2 und damit einen Kurzschluss des Wechselrichters in jedem Fall zu vermeiden. Auch der zweite Schalter Q2 wird für die Einschaltzeit ton geschlossen und danach wieder geöffnet. Nach einem weiteren Abwarten der Verzögerungszeit td wird wiederum der obere Schalter Q1 geschlossen, womit eine vollständige Schaltperiode beendet wird.According to this illustration, a switching period begins with the switching on and off of the upper switch Q1 of the half-bridge for a specific switch-on time t on , the term "closing" when using field-effect transistors being understood as being switched through. At the end of this switch-on time t on , the switch Q1 is opened again or the transistor is switched off and the switch Q2 is closed alternately. Between the opening of the switch Q1 and the subsequent closing of the switch Q2, a predetermined delay time t d is waited for to simultaneously close the two switches Q1, Q2 and thus avoid a short circuit of the inverter in any case. The second switch Q2 is also closed for the switch-on time t on and then opened again. After further waiting for the delay time t d , the upper switch Q1 is closed again, thus ending a complete switching period.

Die Gesamtzeit Tp einer Periode beträgt somit: T p = 2 ( t on + t d )

Figure imgb0001
The total time T p of a period is thus: T p = 2 ( t on + t d )
Figure imgb0001

Die Frequenz des Wechselrichters berechnet sich dementsprechend zu: f = 1 / T p = 1 2 ( t on + t d )

Figure imgb0002
The frequency of the inverter is calculated accordingly to: f = 1 / T p = 1 2 ( t on + t d )
Figure imgb0002

Während einer Startphase des Vorschaltgerätes werden zunächst die Elektroden der Lampe LA vorgeheizt, was dadurch erfolgt, dass an den Lastkreis eine Wechselspannung mit einer Frequenz angelegt wird, die deutlich oberhalb der Resonanzfrequenz des Lastkreises liegt. Die sich dadurch ergebende Spannung ist dann zu niedrig, um eine Zündung der Lampe LA hervorrufen zu können.During a start phase of the ballast, the electrodes of the lamp LA are first preheated, which is done by applying an alternating voltage to the load circuit at a frequency which is significantly above the resonant frequency of the load circuit. The resulting voltage is then too low to cause ignition of the lamp LA.

Am Ende der Vorheizzeit wird die Zündung der Lampe LA eingeleitet, was dadurch erfolgt, dass die Einschaltzeit ton für die beiden Schalter Q1, Q2 des Wechselrichters schrittweise erhöht und dementsprechend die Betriebsfrequenz des Wechselrichters reduziert wird. Die Frequenz nähert sich dann immer näher an die Resonanzfrequenz des Lastkreises an, bis die sich dabei ergebende Spannung derart groß ist, dass sie eine Zündung der Gasentladungslampe LA bewirkt. Wie bereits eingangs erläutert wurde, kann allerdings bereits vor dem Zünden der Lampe LA ein hoher Strom in dem Lastkreis auftreten, der zur Folge hat, dass die Drossel L1 nicht mehr linear wirkt und demzufolge hohe Strom- und Spannungsspitzen auftreten.At the end of the preheating time the ignition of the lamp LA is initiated, which is done by gradually increasing the on-time t on for the two switches Q1, Q2 of the inverter and accordingly reducing the operating frequency of the inverter. The frequency then approaches ever closer to the resonant frequency of the load circuit until the resulting voltage is so large that it causes an ignition of the gas discharge lamp LA. As already explained at the beginning, however, a high current can already occur in the load circuit before the ignition of the lamp LA, which has the consequence that the inductor L1 no longer acts linearly and consequently high current and voltage peaks occur.

Um diesen nicht-linearen Bereich ausnutzen zu können, überwacht die Steuerschaltung 1 während der Einschaltphase des unteren Schalters Q2 die Höhe des dem Lastkreis zugeführten Stromes. Hierzu erfasst sie die über den Shunt-Widerstand R1 abfallende Spannung und führt sie einem Komparator 2 zu, der sie mit einer Referenzspannung Vref1 vergleicht. Diese Spannung Vref1 ist derart gewählt, dass der Maximalstrom einerseits ausreicht, um eine sichere Zündung zu gewährleisten, und andererseits zu hohe Strombelastungen vermieden werden, insbesondere wenn die Drossel in Sättigung betrieben wird.In order to be able to utilize this non-linear region, the control circuit 1 monitors the magnitude of the current supplied to the load circuit during the switch-on phase of the lower switch Q2. For this purpose, it detects the voltage drop across the shunt resistor R1 and supplies it to a comparator 2, which compares it with a reference voltage V ref1 . This voltage V ref1 is chosen such that the maximum current on the one hand sufficient to ensure a reliable ignition, and on the other hand to high current loads are avoided, especially when the throttle is operated in saturation.

Die Reaktion der Steuerschaltung 1 auf einen Zustand, in dem die über den Widerstand R1 abfallende Spannung den Referenzwert Vref1 also der dem Lastkreis zugeführte Strom den Maximalstrom der Drossel L1 überschreitet, ist in Fig. 2b dargestellt. Die erste Hälfte der Schaltperiode entspricht dabei dem in Fig. 2a dargestellten Taktschema für den ungeregelten Fall, da im vorliegenden Beispiel die nachfolgend beschriebene Überwachung nur während der Einschaltphase des unteren Schalters Q2 stattfindet. Zunächst wird somit der obere Schalter Q1 für die von der Steuerschaltung 1 aktuell eingestellte Einschaltzeit ton geschlossen und anschließend nach dem Öffnen des Schalters Q1 und Abwarten der Verzögerungszeit td der untere Schalter Q2 geschlossen.The reaction of the control circuit 1 to a state in which the voltage drop across the resistor R1 exceeds the reference value V ref1, that is, the current supplied to the load circuit exceeds the maximum current of the inductor L1, is shown in FIG. 2b. The first half of the switching period corresponds to the clock scheme shown in Fig. 2a for the unregulated case, since in the present example, the monitoring described below takes place only during the switch-on of the lower switch Q2. First, therefore, the upper switch Q1 for the current set by the control circuit 1 on-time t on, and then closed after the opening of the switch Q1 and waiting for the delay time t d of the lower switch Q2 is closed.

Nach dem Öffnen des ersten Schalters Q1 steigt die an dem Shunt-Widerstand R1 abfallende Spannung UR1 kontinuierlich an, wie im oberen Bereich von Fig. 2 dargestellt ist. Dies wird von der Steuerschaltung 1 überwacht. Sobald die Messspannung UR1 die Referenzspannung Vref1 übersteigt, tritt am Ausgang des Komparators 2 ein Impuls P auf, der dazu führt, dass die Steuerschaltung 1 den Schalter Q2 nach einer systembedingten Reaktionszeit tr abschaltet. Die Einschaltzeit t'on des unteren Schalters Q2 wird damit gegenüber der Einschaltzeit ton des oberen Schalters Q1 reduziert. Nach dem Abwarten der Verzögerungszeit td wird dann wiederum der erste Schalter Q1 normal, d.h. für die zuvor festgelegte Einschaltzeit ton ein- und wieder ausgeschaltet.After opening the first switch Q1, the voltage U R1 dropping across the shunt resistor R1 increases continuously, as shown in the upper area of FIG. This is monitored by the control circuit 1. As soon as the measuring voltage U R1 exceeds the reference voltage V ref1 , a pulse P occurs at the output of the comparator 2, which causes the control circuit 1 to switch off the switch Q2 after a system-related reaction time t r . The turn-on time t ' on of the lower switch Q2 is thus reduced compared to the turn-on time t on of the upper switch Q1. After waiting for the delay time t d , the first switch Q 1 is then again normal, ie switched on and off again for the previously set switch-on time t on .

Durch das vorzeitige Öffnen und die sich dadurch ergebende Verkürzung der Einschaltzeit t'on für den Schalters Q2 wird somit die Gesamtdauer T p = 2 t d + t on + t on

Figure imgb0003

der Schaltperiode reduziert und damit die Frequenz f = 1 ( 2 t d + t on + t on )
Figure imgb0004

des Wechselrichters kurzfristig erhöht. Hierdurch wird einem unkontrollierten Betrieb im Sättigungsbereich der Drossel L1 und den sich daraus ergebenden negativen Folgen für die Schaltung entgegenwirkt. Die von der Steuerschaltung 1 zuvor eingestellte Einschaltzeit ton wird allerdings für die darauffolgenden Schaltperioden beibehalten, wobei der untere Schalter Q2 wiederholt regulär ein aber ggf. in der oben beschriebenen Weise vorzeitig abgeschaltet wird. Die Schaltung wird damit nahe der Grenze zum nicht-linearen Bereich der Drossel L1 betrieben und zwar über einen längeren Zeitraum hinweg, so dass letztendlich eine sichere Zündung der Lampe LA ermöglicht wird.Due to the premature opening and the resulting shortening of the switch-on time t ' on for the switch Q2, the total duration thus becomes T p ' = 2 t d + t on + t on '
Figure imgb0003

reduces the switching period and thus the frequency f ' = 1 ( 2 t d + t on + t on ' )
Figure imgb0004

of the inverter increased at short notice. This counteracts an uncontrolled operation in the saturation region of the inductor L1 and the resulting negative consequences for the circuit. However, the on-time t on previously set by the control circuit 1 is maintained for the subsequent switching periods, with the lower switch Q 2 being repeatedly switched off regularly but possibly prematurely in the manner described above. The circuit is thus operated near the boundary to the non-linear region of the inductor L1 and via a longer period of time, so that ultimately a safe ignition of the lamp LA is possible.

Das soeben beschriebene erfindungsgemäße Schaltverhalten ist in dem Flussdiagramm in Fig. 3 zusammengefasst. Die ersten beiden Schritte 100 und 101 des Verfahrens bestehen - wie zuvor beschrieben - darin, dass der obere Schalter Q1 eingeschaltet und nach Ablauf der Einschaltzeit normal wieder ausgeschaltet wird. Nach dem Abwarten der Verzögerungszeit td im Schritt 102 wird der untere Schalter Q2 in Schritt 103 eingeschaltet. Während der Einschaltzeit des Schalters Q2 wird kontinuierlich überprüft, ob die Referenzspannung Vref1 erreicht wurde (Schritt 104). Ist dies nicht der Fall, so wird ein interner Zählwert R der Steuerschaltung 1 um erhöht (Schritt 105) und der Schalter Q2 regulär ausgeschaltet (Schritt 106).The switching behavior according to the invention just described is summarized in the flowchart in FIG. The first two steps 100 and 101 of the method consist - as described above - in that the upper switch Q1 is switched on and normally switched off again after the switch-on time has elapsed. After waiting for the delay time t d in step 102, the lower switch Q2 is turned on in step 103. During the turn-on time of the switch Q2, it is continuously checked whether the reference voltage V ref1 has been reached (step 104). If this is not the case, then an internal count R of the control circuit 1 is increased by (step 105) and the switch Q2 is switched off regularly (step 106).

Das Erhöhen des Zählwerts R in Schritt 105 hat ein Erhöhen der Einschaltzeit ton für die beiden Schalter Q1 und Q2 zur Folge. Dies deshalb, da die Einschaltzeit aus dem Zählwert R abgeleitet wird, indem beispielsweise ein interner Zähler der Steuerschaltung 1 bis zu dem Wert R zählt. Damit gilt: t on = R T cl

Figure imgb0005

wobei Tcl der Dauer des Basistaktes eines internen Zeitgebers der Steuerschaltung 1 entspricht.Increasing the count R in step 105 results in increasing the on-time t on for the two switches Q1 and Q2. This is because the on-time is derived from the count value R by, for example, counting an internal counter of the control circuit 1 up to the value of R. Thus: t on = R T cl
Figure imgb0005

where T cl corresponds to the duration of the base clock of an internal timer of the control circuit 1.

Nach dem Ausschalten des Schalters Q2 und dem Abwarten der Verzögerungszeit td in Schritt 108 ist ein Zyklus vollständig durchlaufen und der Schalter Q1 wird erneut eingeschaltet, allerdings nun für eine etwas verlängerte Einschaltzeit.After the switch Q2 and the waiting for the delay time t d is switched off in step 108 is a cycle completely through and the switch Q1 is turned on again, but now for a slightly extended on-time.

Ergibt allerdings die Abfrage in Schritt 104, dass die Referenzspannung Vref1 erreicht wurde, so wird der Schalter Q2 sofort ausgeschaltet (Schritt 107) und vor einem erneuten Einschalten des Schalters Q1 die Verzögerungszeit in Schritt 108 abgewartet. In diesem Fall wird somit der Zählwert R und damit die Einschaltdauer für die beiden Schalter Q1 und Q2 nicht mehr erhöht, was - wie zuvor erläutert wurde - zur Folge hat, dass ein kontrollierter Betrieb der Drossel realisiert wird.However, if the query in step 104 shows that the reference voltage V ref1 has been reached, the switch Q2 is immediately switched off (step 107) and the delay time in step 108 is waited before the switch Q1 is switched on again. In this case, therefore, the count value R and thus the duty cycle for the two switches Q1 and Q2 is no longer increased, which - as explained above - has the consequence that a controlled operation of the throttle is realized.

Ergänzend zu dem eben beschriebenen Programmablauf ist anzumerken, dass der Zählwert R nicht bei jedem Durchlauf angehoben werden muss. Beispielsweise kann ein Erhöhen des Zählwerts R auch lediglich bei jedem dritten oder fünften Durchlauf erfolgen, abhängig davon, wie schnell die Frequenz des Wechselrichters während des Zündbetriebs reduziert werden soll.In addition to the program sequence just described, it should be noted that the count R does not have to be increased on each pass. For example, increasing the count value R can also occur only every third or fifth pass, depending on how fast the frequency of the inverter is to be reduced during the ignition operation.

Das erfindungsgemäße Verfahren ermöglicht zwar eine zuverlässige Zündung der Lampe LA auch bei Verwendung einer kleineren Drossel, es kann allerdings nicht vollständig ausgeschlossen werden, dass aufgrund unvorhersehbarer Umstände vorübergehend erhöhte Spannungsspitzen in dem Lastkreis auftreten. In Fig. 4 ist daher eine erweiterte Variante der erfindungsgemäßen Schaltung dargestellt, bei der zusätzlich eine Überwachung der Lampenspannung erfolgt. Die an der Lampe LA abfallende Spannung wird hier einem weiteren Komparator 3 zugeführt, der sie mit einem weiteren Referenzwert Vref2 vergleicht. Übersteigt die Lampenspannung diesen zweiten Referenzwert Vref2, so schaltet die Steuerschaltung 1 den Wechselrichter für eine kurzen Zeitraum vollständig ab, um eine Beschädigung der gesamten Schaltungsanordnung zu vermeiden.Although the method according to the invention makes possible reliable ignition of the lamp LA even when using a smaller throttle, it can not be completely ruled out that due to unforeseeable circumstances temporarily increased voltage peaks occur in the load circuit. In Fig. 4, therefore, an extended variant of the circuit according to the invention is shown, in which there is an additional monitoring of the lamp voltage. The voltage dropping at the lamp LA is here supplied to a further comparator 3, which compares it with a further reference value V ref2 . If the lamp voltage exceeds this second reference value V ref2 , the control circuit 1 completely shuts off the inverter for a short period of time in order to avoid damaging the entire circuit arrangement.

Durch die Kombination der Überwachung von Lastkreisstrom und Lampenspannung kann somit eine nochmals erhöhte Betriebssicherheit erhalten werden.By combining the monitoring of load circuit current and lamp voltage can thus be obtained even increased reliability.

Claims (12)

  1. Electronic ballast for at least one gas discharge lamp, preferably for a fluorescent lamp (LA), having an inverter, connected with a d.c. voltage source (UBUS), and a load circuit, which has the lamp (LA) and a series resonance circuit, connected to the inverter,
    wherein the inverter is formed by means of two switches (Q1, Q2) arranged in a half-bridge arrangement, which switches are so alternatingly controllable by a control circuit (1) during an ignition phase that their switch-on time (Ton) is increased step-wise to reduce the control frequency,
    characterized in that,
    the control circuit (1) in the ignition phase, during the switch-on time of one of the two switches (Q1, Q2), monitors the level of the current delivered to the load circuit and in the event that the current exceeds a predetermined reference value, prematurely opens the switch (Q1, Q2) and in the next period of the alternating control of the switches (Q1, Q2) again switches on the switch in regular manner.
  2. Electronic ballast according to claim 1,
    characterized in that,
    the predetermined reference value is so set that a choke (L1) contained in the series resonance circuit is operated in saturation.
  3. Electronic ballast according to claim 1 or 2,
    characterized in that,
    the control circuit (1), for monitoring the current, detects the voltage (UR1) dropping at a resistance (R1) arranged at the foot at the half-bridge, and compares this voltage with a reference voltage (Vref1).
  4. Electronic ballast according to claim 3,
    characterized in that,
    the control circuit (1) monitors the level of the current delivered to the load circuit during the switch-on time of the lower switch (Q2) of the half-bridge.
  5. Electronic ballast according to any of claim 1 to 4,
    characterized in that,
    the control circuit (1) waits for a predetermined delay time (td) between the switching-off of one of the two switches (Q1, Q2) and the subsequent switching-on of the other switch (Q1, Q2).
  6. Electronic ballast according to any preceding claim,
    characterized in that,
    the two switches are field-effect transistors (Q1, Q2).
  7. Electronic ballast according to any preceding claim,
    characterized in that,
    the control circuit (1) controls the two switches (Q1, Q2) by means of pulse signals.
  8. Electronic ballast according to any preceding claim,
    characterized in that,
    the control circuit (1) further monitors also the voltage applied at the lamp (LA), and in the event that this exceeds a predetermined further reference value (Vref2) temporarily switches off the inverter.
  9. Electronic ballast according to any preceding claim,
    characterized in that,
    the control circuit (1), before the ignition phase, controls the load circuit in a pre-heating operation for heating the lamp electrodes.
  10. Electronic ballast according to any preceding claim,
    characterized in that,
    the control circuit (1) only increases the switch-on time (ton) when the switches (Q1, Q2) have carried out the switching scheme a plurality of times.
  11. Method for operating an electronic ballast for at least one gas discharge lamp, preferably for a fluorescent lamp (LA), having an inverter, connected with a d.c. voltage source (UBUS), and a load circuit, which has the lamp (LA) and a series resonance circuit, connected to the inverter,
    wherein the inverter is formed by means of two switches (Q1, Q2) arranged in a half-bridge arrangement, which switches are so alternatingly controlled during an ignition phase that their switch-on time (ton) is increased step-wise to reduce the control frequency,
    characterized in that,
    in the ignition phase, during the switch-on time of one of the two switches (Q1, Q2), the level of the current delivered to the load circuit is monitored and in the event that the current exceeds a predetermined reference value, the switch (Q1, Q2) prematurely opens and, in the next period of the alternating control of the switches (Q1, Q2), the switch is again switched on in regular manner.
  12. Method according to claim 11,
    characterized in that,
    a choke (L1) contained in the series resonance circuit is operated in saturation by means of appropriate selection of the reference value.
EP03000735A 2002-02-01 2003-01-13 Electronic ballast for a discharge lamp Expired - Lifetime EP1333707B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10204044 2002-02-01
DE10204044A DE10204044A1 (en) 2002-02-01 2002-02-01 Electronic ballast for gas discharge lamp

Publications (2)

Publication Number Publication Date
EP1333707A1 EP1333707A1 (en) 2003-08-06
EP1333707B1 true EP1333707B1 (en) 2006-08-02

Family

ID=7713522

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03000735A Expired - Lifetime EP1333707B1 (en) 2002-02-01 2003-01-13 Electronic ballast for a discharge lamp

Country Status (3)

Country Link
EP (1) EP1333707B1 (en)
AT (1) ATE335387T1 (en)
DE (3) DE10204044A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8278833B2 (en) 2007-03-30 2012-10-02 Osram Ag Method of ignition regulation of discharge lamp and the corresponding electronic ballast circuit
EP2271187B1 (en) 2009-06-30 2017-04-19 Helvar Oy Ab Controlling and measuring the functions of an electronic ballast

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
DE19651075A1 (en) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Unit for processing numerical and logical operations, for use in processors (CPU's), multi-computer systems, data flow processors (DFP's), digital signal processors (DSP's) or the like
DE19654595A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0 and memory bus system for DFPs as well as building blocks with two- or multi-dimensional programmable cell structures
DE19654593A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Reconfiguration procedure for programmable blocks at runtime
DE59710317D1 (en) 1996-12-27 2003-07-24 Pact Inf Tech Gmbh METHOD FOR THE INDEPENDENT DYNAMIC RE-LOADING OF DATA FLOW PROCESSORS (DFPs) AND MODULES WITH TWO OR MORE-DIMENSIONAL PROGRAMMABLE CELL STRUCTURES (FPGAs, DPGAs, or the like)
DE19654846A1 (en) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Process for the independent dynamic reloading of data flow processors (DFPs) as well as modules with two- or multi-dimensional programmable cell structures (FPGAs, DPGAs, etc.)
DE19704728A1 (en) 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Method for self-synchronization of configurable elements of a programmable module
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
DE19704742A1 (en) 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internal bus system for DFPs, as well as modules with two- or multi-dimensional programmable cell structures, for coping with large amounts of data with high networking effort
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (en) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Repairing integrated circuits by replacing subassemblies with substitutes
JP2003505753A (en) 1999-06-10 2003-02-12 ペーアーツェーテー インフォルマツィオーンステヒノロギー ゲゼルシャフト ミット ベシュレンクテル ハフツング Sequence division method in cell structure
DE50115584D1 (en) 2000-06-13 2010-09-16 Krass Maren PIPELINE CT PROTOCOLS AND COMMUNICATION
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
ATE437476T1 (en) 2000-10-06 2009-08-15 Pact Xpp Technologies Ag CELL ARRANGEMENT WITH SEGMENTED INTERCELL STRUCTURE
US6990555B2 (en) 2001-01-09 2006-01-24 Pact Xpp Technologies Ag Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
US7581076B2 (en) 2001-03-05 2009-08-25 Pact Xpp Technologies Ag Methods and devices for treating and/or processing data
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7210129B2 (en) 2001-08-16 2007-04-24 Pact Xpp Technologies Ag Method for translating programs for reconfigurable architectures
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US7657877B2 (en) 2001-06-20 2010-02-02 Pact Xpp Technologies Ag Method for processing data
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US7577822B2 (en) 2001-12-14 2009-08-18 Pact Xpp Technologies Ag Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization
AU2003208266A1 (en) 2002-01-19 2003-07-30 Pact Xpp Technologies Ag Reconfigurable processor
DE10390689D2 (en) 2002-02-18 2005-02-10 Pact Xpp Technologies Ag Bus systems and reconfiguration methods
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
WO2004021176A2 (en) 2002-08-07 2004-03-11 Pact Xpp Technologies Ag Method and device for processing data
US7394284B2 (en) 2002-09-06 2008-07-01 Pact Xpp Technologies Ag Reconfigurable sequencer structure
JP4700611B2 (en) 2003-08-28 2011-06-15 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト Data processing apparatus and data processing method
WO2007082730A1 (en) 2006-01-18 2007-07-26 Pact Xpp Technologies Ag Hardware definition method
DE102006061357B4 (en) * 2006-12-22 2017-09-14 Infineon Technologies Austria Ag Method for controlling a fluorescent lamp
DE102008023603A1 (en) * 2008-05-14 2009-11-19 Hella Kgaa Hueck & Co. Ballast for high pressure-discharge lamp in motor vehicle, has control producing control signals, which are output in succession with pause during operating phase, in which signals of one of transistors are controlled for interconnection
EP2124510B1 (en) 2008-05-16 2013-01-02 Infineon Technologies Austria AG Method for controlling a phosphorescent light and light pre-switching device
CN102318446A (en) * 2008-12-31 2012-01-11 Nxp股份有限公司 Method of igniting a lamp, controller for a lamp, and a lamp controlled by a controller
US7982452B2 (en) 2009-07-30 2011-07-19 Infineon Technologies Austria Ag Detection of a load state of a half-bridge
GB2492776B (en) * 2011-07-11 2016-06-22 Tridonic Gmbh & Co Kg Electronic ballast for a lamp

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4060751A (en) * 1976-03-01 1977-11-29 General Electric Company Dual mode solid state inverter circuit for starting and ballasting gas discharge lamps
GB2052896B (en) * 1979-06-13 1983-07-20 Gen Electric Lighting unit and circuit
US4587463A (en) * 1983-09-22 1986-05-06 Isco, Inc. Absorbance monitor
US6037722A (en) * 1994-09-30 2000-03-14 Pacific Scientific Dimmable ballast apparatus and method for controlling power delivered to a fluorescent lamp
US5925990A (en) * 1997-12-19 1999-07-20 Energy Savings, Inc. Microprocessor controlled electronic ballast

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8278833B2 (en) 2007-03-30 2012-10-02 Osram Ag Method of ignition regulation of discharge lamp and the corresponding electronic ballast circuit
EP2271187B1 (en) 2009-06-30 2017-04-19 Helvar Oy Ab Controlling and measuring the functions of an electronic ballast

Also Published As

Publication number Publication date
EP1333707A1 (en) 2003-08-06
DE10204044A8 (en) 2004-07-08
DE20221985U1 (en) 2010-03-04
DE50304410D1 (en) 2006-09-14
ATE335387T1 (en) 2006-08-15
DE10204044A1 (en) 2003-08-14

Similar Documents

Publication Publication Date Title
EP1333707B1 (en) Electronic ballast for a discharge lamp
DE4109325C2 (en) Circuit arrangement for operating a high-pressure discharge lamp
DE4017415C2 (en) Circuit arrangement for operating a high-pressure discharge lamp for a vehicle headlight
DE69710399T2 (en) Resonance power converter and method for controlling the same
EP1114571A1 (en) Circuit for operating gas discharge lamps
DE3623306A1 (en) DISCHARGE LAMP DRIVER
EP0779768A2 (en) Process and circuit for operating a discharge lamp
EP1705961A2 (en) Circuit and method for operating lamps
DE19843643B4 (en) Circuit arrangement for starting and operating a high-pressure discharge lamp
EP0114370A1 (en) Method of operating a gas-discharge lamp
DE60223971T2 (en) Ballast for a discharge lamp
EP2138015B1 (en) Circuit configuration for generating an auxiliary voltage and for operating at least one discharge lamp
EP0485866A1 (en) Switching circuit for operating a discharge lamp
WO2009010098A1 (en) Circuit arrangement comprising a voltage transformer and associated method
DE69616451T2 (en) switchover
DE3338464A1 (en) High-frequency brightness control for fluorescent lamps
DE102004037389C5 (en) Method for controlling a load having a fluorescent lamp for optimizing the ignition process
EP1395094A1 (en) Apparatus and method for operating a lamp
EP1280388B1 (en) Electronic ballast with preheating mode
EP2484183B1 (en) Electronic ballast and method for operating at least one discharge lamp
EP1635620A1 (en) Electronic ballast with charge pump for discharge lamps with pre-heated electrodes
EP1590993B1 (en) Electronic ballast
EP2263423B1 (en) Circuit configuration for starting hid gas discharge lamps
DE102008017545A1 (en) Circuit arrangement for operating HID charge lamps
EP1860925B1 (en) Electronic lamp cut-in unit with heater switch

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO

17P Request for examination filed

Effective date: 20031112

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT SE SI SK TR

17Q First examination report despatched

Effective date: 20050124

GRAC Information related to communication of intention to grant a patent modified

Free format text: ORIGINAL CODE: EPIDOSCIGR1

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT SE SI SK TR

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20060802

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: A. BRAUN, BRAUN, HERITIER, ESCHMANN AG PATENTANWAE

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REF Corresponds to:

Ref document number: 50304410

Country of ref document: DE

Date of ref document: 20060914

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061102

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061102

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061102

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061113

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20061106

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070102

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070131

ET Fr: translation filed
REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20070503

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 20070719

Year of fee payment: 5

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061103

REG Reference to a national code

Ref country code: CH

Ref legal event code: PFA

Owner name: TRIDONICATCO GMBH & CO. KG

Free format text: TRIDONICATCO GMBH & CO. KG#FAERBERGASSE 15#6850 DORNBIRN (AT) -TRANSFER TO- TRIDONICATCO GMBH & CO. KG#FAERBERGASSE 15#6850 DORNBIRN (AT)

BERE Be: lapsed

Owner name: TRIDONICATCO GMBH & CO. KG

Effective date: 20080131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070113

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070203

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060802

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20130124

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20130124

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20140128

Year of fee payment: 12

REG Reference to a national code

Ref country code: CH

Ref legal event code: PCAR

Free format text: NEW ADDRESS: HOLBEINSTRASSE 36-38, 4051 BASEL (CH)

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20140801

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140801

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150113

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 50304410

Country of ref document: DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20190111

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20190129

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20200131

Year of fee payment: 18

Ref country code: GB

Payment date: 20200129

Year of fee payment: 18

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 335387

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200113

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200113

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 50304410

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210113

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210803

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210113