[go: up one dir, main page]

EP0788697A1 - Identification de paquets de donnees - Google Patents

Identification de paquets de donnees

Info

Publication number
EP0788697A1
EP0788697A1 EP93924884A EP93924884A EP0788697A1 EP 0788697 A1 EP0788697 A1 EP 0788697A1 EP 93924884 A EP93924884 A EP 93924884A EP 93924884 A EP93924884 A EP 93924884A EP 0788697 A1 EP0788697 A1 EP 0788697A1
Authority
EP
European Patent Office
Prior art keywords
switch
cells
additional bits
data
equipment according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP93924884A
Other languages
German (de)
English (en)
Other versions
EP0788697B1 (fr
Inventor
Leif Mikael Larsson
Hans Martin Nilsson
Björn Inge JOHANSSON
Hans Arne Peter Berghager
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of EP0788697A1 publication Critical patent/EP0788697A1/fr
Application granted granted Critical
Publication of EP0788697B1 publication Critical patent/EP0788697B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/50—Testing arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H04L49/1523—Parallel switch fabric planes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H04L49/153—ATM switching fabrics having parallel switch planes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/254—Centralised controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H04L49/309—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/557—Error correction, e.g. fault recovery or fault tolerance
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5625—Operations, administration and maintenance [OAM]
    • H04L2012/5627—Fault tolerance and recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5628—Testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5629—Admission control
    • H04L2012/563—Signalling, e.g. protocols, reference model
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly

Definitions

  • the present invention relates to a switching equipment, and relates more precisely to the identification of data packets in such a switching equipment, that forms part of a tele ⁇ communication system, and more particularly the type of switching known as a packet switch.
  • Packet switches are included in a network in which data cells or data packets are transmitted from a transmitter to a receiver, each data cell including an address part and an information part.
  • a plurality of incoming links are connected to the packet switch via first switchports, and a plurality of outgoing links are connected to the switch via second switchports.
  • the switching equipment also includes the control means and coupling means that are needed to control switch functions and operations, so that coupling means pointed-out by the control means will connect incoming link: with indicated outgoing link, where indication of the outgoing link g is initiated by signals occurring on the incoming link.
  • Each of the data cells has a constant length of 53 octettes, according to CCITT standards, of which 5 octettes are included in a so-called Header which contains, among other things, a virtual destination address, and 48 octettes which make up a so-called information part.
  • packet switches that are constructed in accordance with an ATM system (Asyn- cronous Transfer Mode).
  • the invention finds particu ⁇ larly suitable application with this type of switching equipments.
  • a further technical problem is one of realizing that conditions can be created whereby sub-information belonging to the major information can be left unused when forming the additional bit configuration, such as the so-called PT-cells (Payload Type).
  • a further technical problem is one of realizing the advantages that are afforded by storing in a buffer memory in each first switch port that is used, in order to evaluate the address information of the data cell and to distinguish be ⁇ tween or identify different types of data cells, so that a first type of data cell which carries signal ⁇ ling information in the data cell Header calls for the cooperation of the processor and/or the control means which, in accordance with the bit configuration in the information part, evaluates an appropriate through connection and channel number selection and according ⁇ ly generates an appropriate bit configuration for said additional bits, whereas another type of data cell that carries in the data cell Reader information which is dependent on the channel number is allocated the additional bit configuration.
  • Another technical problem is one of realizing the significance of evaluating the routing or address information contained in the Header of an incoming data cell only once (or only a few times) by the control means so as to form said addi ⁇ tional bits with a bit configuration that is adapted directly to the control system of the switching equip ⁇ ment and to the status of said system and correspond ⁇ ing to the current routing or address information in the data cell, and by allotting said additional bit configuration in incoming switch ports to subsequent data cells containing routing or address information allocated by the control means, without calculation in the control means.
  • a further technical problem is one of realizing the significance of and the advantages afforded by allo ⁇ cating to said additional bits a particular bit con ⁇ figuration which corresponds directly to a current cell type and/or to requested transmission quality.
  • VPI/VCI information Virtual Path Identifier, Virtual Channel Identifier
  • the invention finds particular application in ATM type packet switches.
  • the present invention is based on a packet switch included in a known .telecom ⁇ munication system, as stated in the preamble of claim 1.
  • it is proposed in accor ⁇ d ance wit h the present invention that said additional bits inc l u d e a number of bit positions, representing a category i d enti f ication of the datacell concerned and/or that said additional bits include a number or other bit positions, representing a functional identification of the datacell con cerned.
  • the additional bits may also have a bit configuration corresponding to the type of cell concerned and/or transmission quality.
  • Additional bits can be given advantageously a bit configuration which will enable them to be used for redundancy termination and/or data packet identi ⁇ fication and/or the acceptance or rejection of a relevant data cell and/or identification of different data packets.
  • the additional bits can be used to control:
  • I t is also proposed that the additional information is formed, among other things, by the occurrence of VPI/VCI information in the data cell.
  • This simplification is based on an initial evaluation of the routing and address information contained in the data cell header, and on transposing this informa ⁇ tion to additional information adapted to the control and operational function of the switching equipment, on the basis of this evaluation and also give some bitposi ⁇ tions within said additional bits a category and/or func ⁇ tional identification.
  • the additional bits are removed in outgoing switch ports, so that incoming data cells and outgoing data cells will have a standardized format with regard to the switching equipment.
  • FIG. 1 is a very simplified view of an ATM-switch included in a telecommunication system
  • Figure 2 illustrates in principle the introduction of an additional bit configuration at the input of the switch equipment, and removal of this bit configuration at the output of said equipment;
  • Figure 3 illustrates in principle a relevant table look-up required to establish a bit configuration that corresponds to the data cell header, and the delivery of said addi ⁇ tional bits having a bit configuration which is adapted to enable a requisite function to be controlled more simply within the switch ⁇ ing equipment;
  • Figure 4 illustrates an example of a standardized bit configuration for a data cell header, and an example of an additional bit configuration significant to the invention.
  • Figure 5 is a highly simplified block schematic which illustrates those means required to exempli ⁇ fy a possibility of evaluating the bit con ⁇ figuration of said bits included in the data cell header and to generate said additional bits.
  • FIG. 1 is a very simple illustration of switching equipment 2 of the kind referred to as an ATM-switch, forming part of a telecommunication system 1.
  • a plurality of incoming links 4 are connected to the switching equipment 2 via first switch ports 3, while a plurality of outgoing links 6 are connected to the switch via second switch ports 5.
  • the switching equipment 2 also includes necessary control means 10 and a processor which is either incorporated in the control means 10 or is separate therefrom, and coupling means 11 which function to connect an incoming link 4 to an indicated outgoing link 6, this outgoing link being indicated or pointed- out by signals in the form of one or more data signals occurring on the incoming link 4.
  • the data cells 30 have a CCITT-standard, and include 5 octettes in a header which includes a virtual destina ⁇ tion address, and 48 octettes in an information part which contains actual information.
  • the invention is based on the understanding that the information content of the data cell header and the bit configuration distribution in said header is not intended to simply serve as a direct switch control means. For this purpose, an information content and bit configuration adapted to the switching equipment control system is required.
  • the invention is based on delivering to said data cell in said first switch port additional information in the form of an additional bit configu ⁇ ration, and to give these additional bits a configura ⁇ tion which, among other things, is dependent on the address information occurrent in the data cell header, which means that these extra bits are used solely internally in the switching equipment (instead of the bit configuration in the data cell header) to control selected functions.
  • the additional bits are removed in the second switch port 5.
  • the cells when the data cells pass through the switching equipment, the cells have an information content which is not only adapted directly to the functions of the switching equipment but also to the virtual address information in the data cell header and to the instan ⁇ taneous status of the switching equipment.
  • This facilitates function initiation and control in the switching equipment, without needing to interpret the specific address information carried by the incoming data cell header each time a function that requires address information is initiated, while fulfilling standard requirements at the same time, namely that incoming data cells and outgoing data cells shall have a standardized format in relation to the switching equipment.
  • the switch port 5 also includes means 5a and 5b for controlling or checking the quality of the data cells. These means are known in principle and will not therefore be described.
  • the means 5a and 5b can be adapted to perform selected calculations in accordance with a given algorithm, controlled by an occurrent bit configura ⁇ tion in the data cells, or establish current or instaneous quality in some other way and therewith cause a switch 5c to select one or both of the switch planes A or B.
  • a unit 5d constructed to remove the additional bit configuration 31 is provided downstream of the switch 5c.
  • Figure 3 is a greatly simplified illustration of how the information content of the header 32 of each incoming data cell 30 is evaluated in an incoming link 3.
  • the information content of the header 32 is evaluated with regard to the address and its content is tabled in the memory 12. This table will then provide corres ⁇ ponding, significant additional bit configurations adapted for controlling the functions of the switching equipment, these additional bits 31 being placed before the header 32. This results in a longer inter ⁇ nal data cell 30' than the standardized data cell 30.
  • Figure 4 illustrates an example, of how the bit posi ⁇ tions can distribute themselves within a region 31 applicable to the additional bits, and within a region 32 applicable to the data cell header.
  • the positions 31a represent RI (Routing Information)
  • the positions 31b represent SEQ (Cell Sequence Num ⁇ ber)
  • the positions 31c represent MCI (Multi Cast Indication)
  • the positions 31d represent ICLP (Implic ⁇ it Cell Loss Priority)
  • the position 31e represents
  • the positions 31f represent CID (Cell Identifier)
  • the positions 31g represent PLS (Plane Select)
  • the position 31i represents AM (Address Mode).
  • the positions 32a represent VPI (Virtual Path Identi ⁇ bomb), the positions 32b represent VCI (Virtual Chan ⁇ nel Identifier), the positions 32c represent PT (Pay- load Type) and the position 32d represents CLP (Cell Loss Priority).
  • the information content in the bit positions 32a and 32b is detected in particular and these are transposed by the control means or the memory for introduction into the positions 31d, 31e, 31f and 31g.
  • a data cell 30' thus supplemented with an additional bit configuration now passes through the switching equipment 11 and only the additional bits 31 generated are used to control operational functions.
  • the bits 31 may advantageously contain information relating to the type of cell concerned and the transmission quality requested.
  • the information contained by the header 32 is not used internally in the switch, but is allowed to pass unused through the switching equipment.
  • Figure 5 is a highly schematic, principle illustration of one connection possibility within the switching equipment, this possibility being one among many possibilities.
  • a data cell 32" which includes, among other things, an address part (header) and an information part will appear on the link 4.
  • the address part calls for a connection with the processor of the control means 10 while the information part discloses the desired connection with subscriber B.
  • the header of the data cell 30" generated by the A - subscriber carries signalling information and requires direct access to the processor of the control means 10.
  • the incoming switch port 3 is therewith connected to the processor in the control means 10 by the coupling devices or means 11.
  • the processor On the basis of the content of this data cell, and particularly within the information part (Payload) of the cell, the processor will now calculate, process and analyze a suitable connection path 11a between the subscriber A and the subscriber B and allot a channel number to said connection.
  • the additional bit configuration is now sent to the switch ports 3 and a RAM memory 12 via internal sig ⁇ nalling 10a, through the coupling devices 11, and there seizes a channel number "X".
  • the A-subscriber has therewith obtained a clear signal and all of the data cells therefrom will be allocated the channel number "X" in addition to all other infor ⁇ mation.
  • the control means 10 of the switching equipment thus interprets the address information and the information part given by the data cell 30" and by means of inter ⁇ nal processing points-out a free connection 11a through the coupling devices 11 to a free outgoing switch port 5 and the link 6.
  • the memory 12 will add these additional bits 31 for each subsequent data cell that has the same channel number "x", when the data cell has advanced to the last given position in the buffer register and the control unit 10 is fully disconnected from this func ⁇ tion.
  • One example of this is to select the A pxane or the B plane in a two-plane switch, or to select both planes.
  • An example of this is to distinguish between connec ⁇ tions having mutually different cell delay priorities, or to distinguish between connections that have mutu ⁇ ally different cell loss priorities.
  • a normal switch operation will require a number of types of data cells and the switch itself is able to generate a number of types of data cells in addition to the normal data cells arriving from the user.
  • the switching equipment may agree with the subscriber or user as to a chosen transmission quality and a main processor will inform the switch ports concerned as to which additional bits and which configuration shall apply for the connection concerned, prior to switching on traffic.
  • the memory 12 shall contain all specific bits that are to be delivered to the data cell 30, and the interpre ⁇ tation of these bits has been determined beforehand, as well as the precise position of these bits in relation to one another.
  • Bits that are delivered to a data cell in the form of an ATM cell may be binary-coded for different purposes and different areas of use, so as to reduce the number of bits delivered.
  • An example of such coding could be bits that indicate different cell types: *
  • redun ⁇ dancy terminating function concerns primarily the selection of the switch plane that provides the best signal and message transmission.
  • Empty cells are transmitted over the switch-internal interfaces in order to maintain cell synchronization. These cells are generated by a transmitting unit and are removed by the receiving unit.
  • the empty-cell removing function need not tackle clarification of the VPI/VCI information of the cells in order to discover empty cells. A simple check on the cell-type indicating bit or bits will be sufficient to establish whether or not the cell concerned is an empty cell.
  • Through-connection cells are intended to test the path set-up through the hardware for the connection con ⁇ cerned.
  • Test cells are generated within the switch and are used to handle switch maintenance. It can be ascer ⁇ tained whether or not the hardware functions satisfac ⁇ torily by transmitting test cells in specified test loops, which may also facilitate the localization of faults.
  • Metasignalling cells and signalling cells are used for signalling on integrated control paths through a switch. Metasignalling cells differ from signalling cells in that metasignalling cells are able to reach their intended destination even when the switch is configured. Metasignalling cells must therefore be processed separately by a number of functions.
  • the metasignalling cells relate particularly to inter ⁇ nal signalling within the switching equipment in conjunction with start and restart procedures.
  • test cells data cells into which an error has purposely been introduced and where this error is intended to generate a predetermined result when the switching equipment functions as intended.
  • the transmission quality can be chosen advantageously for each signal or message transmission.
  • An ATM-switch can be equipped with one or more redun ⁇ dant switch planes, so as to enhance the reliability of the switch.
  • the redundancy of a switch is terminat ⁇ ed at the combination point of the cell currents from the switch plane.
  • a specified algorithm can then select cells from that plane which appears to maintain the best quality. It may be desirable for certain types of cell to predetermine the switch plane through which the cell shall pass. By providing the cells with a number of plane select bits, these cells can be processed separately in conjunction with redundancy termination (compare 5a and 5b and 5c in Figure 2).
  • 0,0 Termination via a specified algorithm.
  • 0,1 Cells from plane B reach their intended destination.
  • 1,0 Cells from plane A reach their intended destination.
  • 1,1 Cells from both planes reach their intended destination.
  • the ATM-switch will route a large number of different types of connection. These connections may have com ⁇ pletely different transmission quality requirements. By transmission quality is meant here the probability of losing cells and of delay through the transport network.
  • CCITT has proposed a number of priority classes (Quality of Services) so that different con ⁇ nections can be offered different transmission quali ⁇ ties.
  • the cells can be provided with a plurality of bits on the switch input. These bits indicate implicit priority classes, either the cell loss priority (CLP) or the cell delay priority (CDP) .
  • CLP cell loss priority
  • CDP cell delay priority

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

L'invention se rapporte à l'identification de paquets de données dans un dispositif de commutation (2) inclus dans un système de télécommunications (1) et appelé commutateur de paquets. Une multiplicité de liaisons d'arrivée (4) sont connectées au dispositif de commutation (2) par l'intermédiaire de premières sorties de commutation (3), et une multiplicité de liaisons de sortie (6) sont connectés au dispositif de commutation par l'intermédiaire de secondes sorties de commutation (5). Le dispositif (2) comprend également des moyens de commande (10) et des dispositifs de connexion (11) servant à connecter une liaison d'arrivée (4) à une liaison indiquée (6), l'indication d'une liaison de sortie (6) étant déclenchée par des signaux se présentant sous forme d'une ou de plusieurs cellules de données (30) apparaissant sur une liaison d'arrivée (4). Des informations supplémentaires, sous forme de bits supplémentaires, sont transmises à la cellule de données (30) au niveau de la première sortie de commutation (3), ces bits supplémentaires étant présentés en une configuration correspondant aux informations (32) d'adresse dans la cellule de données (30). Les bits supplémentaires (31) sont enlevés au niveau de la second sortie de commutation (5). Lesdits bits supplémentaires comprennent l'identification de catégories (31f) et/ou une identification fonctionnelle (31g).
EP93924884A 1992-11-09 1993-11-08 Identification de paquets de donnees Expired - Lifetime EP0788697B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SE9203332 1992-11-09
SE9203332A SE515274C2 (sv) 1992-11-09 1992-11-09 Paketväljare för telekommunikationsanläggning
PCT/SE1993/000939 WO1994011973A1 (fr) 1992-11-09 1993-11-08 Identification de paquets de donnees

Publications (2)

Publication Number Publication Date
EP0788697A1 true EP0788697A1 (fr) 1997-08-13
EP0788697B1 EP0788697B1 (fr) 2003-09-03

Family

ID=20387742

Family Applications (1)

Application Number Title Priority Date Filing Date
EP93924884A Expired - Lifetime EP0788697B1 (fr) 1992-11-09 1993-11-08 Identification de paquets de donnees

Country Status (12)

Country Link
US (1) US5430720A (fr)
EP (1) EP0788697B1 (fr)
JP (1) JP3200438B2 (fr)
KR (1) KR0160055B1 (fr)
CN (1) CN1052596C (fr)
AU (1) AU672658B2 (fr)
BR (1) BR9307410A (fr)
DE (1) DE69333188T2 (fr)
FI (1) FI952210A (fr)
NO (1) NO951791L (fr)
SE (1) SE515274C2 (fr)
WO (1) WO1994011973A1 (fr)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3464034B2 (ja) * 1994-03-18 2003-11-05 富士通株式会社 Ａｔｍ遠隔保守用コネクション設定方式
US5436886A (en) * 1994-07-14 1995-07-25 Northern Telecom Limited ATM switch in dual switch plane operation
DE4426094C2 (de) * 1994-07-22 1998-04-16 Siemens Nixdorf Inf Syst Datenreduktion für Buskoppler
DE4432061C1 (de) * 1994-09-09 1995-12-07 Philips Patentverwaltung Paketübertragungssystem
US5724348A (en) * 1995-04-05 1998-03-03 International Business Machines Corporation Efficient hardware/software interface for a data switch
US5745488A (en) * 1996-04-29 1998-04-28 Motorola, Inc. Method and apparatus for detection of packet types in a communications network
JPH10150446A (ja) * 1996-11-19 1998-06-02 Fujitsu Ltd Ａｔｍ交換システム
CN1060900C (zh) * 1996-11-29 2001-01-17 程远 电报分组服务器
DE69817159T2 (de) * 1998-05-29 2004-05-06 International Business Machines Corp. Vermittlungssystem mit einem Maskiermechanismus zur Änderung des internen Leitweglenkungsprozesses
DE69826640T2 (de) * 1998-05-29 2005-10-06 International Business Machines Corp. Vermittlungsarchitektur mit zwei Koppelfelden
DE19834321A1 (de) * 1998-07-30 2000-02-03 Alcatel Sa Verfahren, Endgerät, Knoten, Programmodul und Bedienoberfläche zur Ermittlung von für eine Kommunikationsbeziehung erforderlichen Merkmalen
US6546252B1 (en) 1998-12-18 2003-04-08 Telefonaktiebolaget Lm Ericsson (Publ) System and method for estimating interfrequency measurements used for radio network function
US6760336B1 (en) * 1999-02-18 2004-07-06 Nortel Networks Limited Flow detection scheme to support QoS flows between source and destination nodes
US6667954B1 (en) * 2000-02-10 2003-12-23 Tellabs Operations, Inc. Methods and apparatus for selecting the better cell from redundant streams within a cell-oriented environment
EP1168720B1 (fr) * 2000-06-28 2007-01-10 Alcatel Sous-système de traitement de porteuse de télécommunication avec contrôle dans la bande et adressage via des champs d' en-tête de cellule
EP1280374A1 (fr) * 2001-07-27 2003-01-29 Alcatel Element de réseau avec matrice de commutation redondante
US8477627B2 (en) * 2004-07-19 2013-07-02 Solace Systems, Inc. Content routing in digital communications networks
US7739424B2 (en) * 2005-04-18 2010-06-15 Integrated Device Technology, Inc. Packet processing switch and methods of operation thereof
CN101853237B (zh) * 2010-05-31 2012-07-04 华为技术有限公司 片上系统及axi总线下的传输方法
AU2017251520A1 (en) 2016-04-11 2018-10-04 Tti (Macao Commercial Offshore) Limited Modular garage door opener

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68928867T2 (de) * 1988-07-22 1999-04-29 Hitachi Ltd ATM-Vermittlungssystem
GB8824972D0 (en) * 1988-10-25 1988-11-30 Plessey Telecomm Time division switch
EP0384936B1 (fr) * 1989-03-03 1994-06-15 Siemens Aktiengesellschaft Procédé et dispositif pour transmettre des paquets d'information provenant de lignes d'entrée via un dispositif à communication de paquets
JP2964151B2 (ja) * 1989-07-03 1999-10-18 富士通株式会社 通信制御方式
JP2892689B2 (ja) * 1989-07-05 1999-05-17 株式会社日立製作所 パケット通信網およびパケット交換機
JPH03104451A (ja) * 1989-09-19 1991-05-01 Fujitsu Ltd 多段リンク交換システムのルート切替え方式
JP2964457B2 (ja) * 1989-12-05 1999-10-18 株式会社日立製作所 通信処理装置
JP2555906B2 (ja) * 1990-05-18 1996-11-20 日本電気株式会社 Ａｔｍセルのｖｃｉ変換方式
DE59010651D1 (de) * 1990-08-08 1997-03-27 Siemens Ag Verfahren und Schaltungsanordnung zum Ermitteln der Güte von über eine ATM-Vermittlungseinrichtung verlaufenden virtuellen Verbindungen
US5280483A (en) * 1990-08-09 1994-01-18 Fujitsu Limited Traffic control system for asynchronous transfer mode exchange
JP3241716B2 (ja) * 1990-08-31 2001-12-25 株式会社東芝 Ａｔｍ交換方法
JP3001953B2 (ja) * 1990-10-20 2000-01-24 富士通株式会社 仮想識別子変換装置
US5124978A (en) * 1990-11-26 1992-06-23 Bell Communications Research, Inc. Grouping network based non-buffer statistical multiplexor
US5130984A (en) * 1990-12-18 1992-07-14 Bell Communications Research, Inc. Large fault tolerant packet switch particularly suited for asynchronous transfer mode (ATM) communication
US5166926A (en) * 1990-12-18 1992-11-24 Bell Communications Research, Inc. Packet address look-ahead technique for use in implementing a high speed packet switch
JP2968593B2 (ja) * 1991-01-08 1999-10-25 株式会社東芝 ヘッダ変換テーブルおよび前処理部
US5144619A (en) * 1991-01-11 1992-09-01 Northern Telecom Limited Common memory switch for routing data signals comprising ATM and STM cells
US5251209A (en) * 1991-03-28 1993-10-05 Sprint International Communications Corp. Prioritizing attributes in integrated services networks

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9411973A1 *

Also Published As

Publication number Publication date
AU5438894A (en) 1994-06-08
KR0160055B1 (ko) 1998-12-01
AU672658B2 (en) 1996-10-10
SE515274C2 (sv) 2001-07-09
DE69333188D1 (de) 2003-10-09
BR9307410A (pt) 1999-08-24
FI952210A0 (fi) 1995-05-08
SE9203332D0 (sv) 1992-11-09
DE69333188T2 (de) 2004-06-03
KR950704887A (ko) 1995-11-20
JPH08505987A (ja) 1996-06-25
CN1091878A (zh) 1994-09-07
NO951791D0 (no) 1995-05-08
NO951791L (no) 1995-07-06
WO1994011973A1 (fr) 1994-05-26
EP0788697B1 (fr) 2003-09-03
FI952210A (fi) 1995-07-05
US5430720A (en) 1995-07-04
SE9203332L (sv) 1994-05-10
CN1052596C (zh) 2000-05-17
JP3200438B2 (ja) 2001-08-20

Similar Documents

Publication Publication Date Title
AU672658B2 (en) Identification of data packets
US5719863A (en) Method and arrangement for fast through-connect of virtual connections in ATM communications systems
EP0274793B1 (fr) Réseau à commutation de paquets
EP1033900B1 (fr) Procédé de signalisation pour un réseau de paquets et système
US5715237A (en) Inter digital switching equipment relay system and digital switching equipment
US5051992A (en) Data link control method and system for integrated services digital network
EP0441393A2 (fr) Système de commutation de cellules avec signalisation
US5119367A (en) Method and a node circuit for routing bursty data
US5999514A (en) Virtual connection on establishment controlling apparatus in a cell switching system and subscriber service providing method, for use in a cell switching system
EP0512495A2 (fr) Noeud de commutation dans un réseau d'information multiplexé contenant une étiquette
CA2224606C (fr) Systeme de tampons repartis pour commutateurs mta
US5991265A (en) Asynchronous transfer mode system and method
JP3394394B2 (ja) ネットワーク接続品質制御方式
US6282197B1 (en) ATM switching apparatus and ATM communications network
JP2761872B2 (ja) 多元情報交換方法及びそのための装置
JPH07312609A (ja) 警報マスク処理方式
EP0936833B1 (fr) Commutateur à technique temporelle asynchrone et procédé de commande correspondant
US5181199A (en) Packet switching system
EP0995290B1 (fr) Fusion de circuits virtuels destinee a un commutateur mta
US6674755B1 (en) Method and system for protection switching in a telecommunications network
US6314096B1 (en) Packet switching system having self-routing switches
JP3139994B2 (ja) Ａｔｍ交換機及びａｔｍコネクションの品質制御方法
CA2218850A1 (fr) Methode de communication directionnelle avec un serveur pour cellules transmises par un module connecte a un reseau local d'acces a des stations mobiles et reseau de ce type utilisant cette methode
US6952423B1 (en) Telecommunications equipment
KR0164123B1 (ko) 에이티엠 교환시스템에서 연결식별자의 할당 및 해제 방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19950601

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): BE CH DE DK ES FR GB GR IE IT LI NL

17Q First examination report despatched

Effective date: 19991007

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE CH DE DK ES FR GB GR IE IT LI NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20030903

Ref country code: LI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20030903

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT

Effective date: 20030903

Ref country code: FR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20030903

Ref country code: CH

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20030903

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20030903

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 69333188

Country of ref document: DE

Date of ref document: 20031009

Kind code of ref document: P

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20031110

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031203

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20031214

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20040604

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

EN Fr: translation not filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20121128

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20121126

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69333188

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20131107

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20131109

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20131107