[go: up one dir, main page]

DE69534542D1 - Herstellungsverfahren für einen Kontakt in einer integrierten Schaltung - Google Patents

Herstellungsverfahren für einen Kontakt in einer integrierten Schaltung

Info

Publication number
DE69534542D1
DE69534542D1 DE69534542T DE69534542T DE69534542D1 DE 69534542 D1 DE69534542 D1 DE 69534542D1 DE 69534542 T DE69534542 T DE 69534542T DE 69534542 T DE69534542 T DE 69534542T DE 69534542 D1 DE69534542 D1 DE 69534542D1
Authority
DE
Germany
Prior art keywords
manufacturing
contact
integrated circuit
integrated
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69534542T
Other languages
English (en)
Inventor
Tsiu C Chan
Kuei-Wu Huang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Application granted granted Critical
Publication of DE69534542D1 publication Critical patent/DE69534542D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
DE69534542T 1994-07-29 1995-07-11 Herstellungsverfahren für einen Kontakt in einer integrierten Schaltung Expired - Lifetime DE69534542D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/282,730 US6297110B1 (en) 1994-07-29 1994-07-29 Method of forming a contact in an integrated circuit

Publications (1)

Publication Number Publication Date
DE69534542D1 true DE69534542D1 (de) 2005-12-01

Family

ID=23082878

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69534542T Expired - Lifetime DE69534542D1 (de) 1994-07-29 1995-07-11 Herstellungsverfahren für einen Kontakt in einer integrierten Schaltung

Country Status (4)

Country Link
US (2) US6297110B1 (de)
EP (1) EP0696061B1 (de)
JP (1) JPH0878354A (de)
DE (1) DE69534542D1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5723381A (en) * 1995-09-27 1998-03-03 Siemens Aktiengesellschaft Formation of self-aligned overlapping bitline contacts with sacrificial polysilicon fill-in stud
US6033977A (en) * 1997-06-30 2000-03-07 Siemens Aktiengesellschaft Dual damascene structure
US6730619B2 (en) * 2000-06-15 2004-05-04 Samsung Electronics Co., Ltd. Method of manufacturing insulating layer and semiconductor device including insulating layer
JP2003297957A (ja) * 2002-04-05 2003-10-17 Mitsubishi Electric Corp 半導体装置及び半導体装置の製造方法
US20080096337A1 (en) * 2006-10-06 2008-04-24 Texas Instruments Incorporated Disposable semiconductor device spacer with high selectivity to oxide
US7888252B2 (en) * 2009-02-17 2011-02-15 International Business Machines Corporation Self-aligned contact
US8399183B2 (en) * 2009-05-13 2013-03-19 Synopsys, Inc. Patterning a single integrated circuit layer using automatically-generated masks and multiple masking layers
US8932911B2 (en) * 2013-02-27 2015-01-13 GlobalFoundries, Inc. Integrated circuits and methods for fabricating integrated circuits with capping layers between metal contacts and interconnects
US9337094B1 (en) 2015-01-05 2016-05-10 International Business Machines Corporation Method of forming contact useful in replacement metal gate processing and related semiconductor structure
US9685368B2 (en) * 2015-06-26 2017-06-20 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure having an etch stop layer over conductive lines
US10157780B2 (en) * 2016-11-29 2018-12-18 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a device having a doping layer and device formed

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE453644C (de) 1926-03-08 1927-12-13 Friedrich Puppe Verfahren zum Beschriften bildhafter Druckmuster unter Verwendung von abgedrucktem Letternsatz, den man in gewuenschter Groesse photographiert
US4888297A (en) * 1982-09-20 1989-12-19 International Business Machines Corporation Process for making a contact structure including polysilicon and metal alloys
JPS6286853A (ja) * 1985-10-14 1987-04-21 Fujitsu Ltd 半導体装置の製造方法
US5236867A (en) * 1987-11-13 1993-08-17 Matsushita Electronics Corporation Manufacturing method of contact hole arrangement of a semiconductor device
US4977108A (en) * 1987-12-02 1990-12-11 Advanced Micro Devices, Inc. Method of making self-aligned, planarized contacts for semiconductor devices
US4868138A (en) 1988-03-23 1989-09-19 Sgs-Thomson Microelectronics, Inc. Method for forming a self-aligned source/drain contact for an MOS transistor
US4966870A (en) * 1988-04-14 1990-10-30 International Business Machines Corporation Method for making borderless contacts
US4986878A (en) * 1988-07-19 1991-01-22 Cypress Semiconductor Corp. Process for improved planarization of the passivation layers for semiconductor devices
US4961822A (en) * 1989-04-17 1990-10-09 Liao Kuan Y Fully recessed interconnection scheme with titanium-tungsten and selective CVD tungsten
US5026666A (en) * 1989-12-28 1991-06-25 At&T Bell Laboratories Method of making integrated circuits having a planarized dielectric
EP0453644B1 (de) * 1990-04-27 1995-05-10 Siemens Aktiengesellschaft Verfahren zur Herstellung einer Öffnung in einem Halbleiterschichtaufbau und dessen Verwendung zur Herstellung von Kontaktlöchern
JP2895167B2 (ja) * 1990-05-31 1999-05-24 キヤノン株式会社 半導体装置およびその製造方法
US5022958A (en) * 1990-06-27 1991-06-11 At&T Bell Laboratories Method of etching for integrated circuits with planarized dielectric
US5037777A (en) * 1990-07-02 1991-08-06 Motorola Inc. Method for forming a multi-layer semiconductor device using selective planarization
KR920003461A (ko) * 1990-07-30 1992-02-29 김광호 접촉영역 형성방법 및 그를 이용한 반도체장치의 제조방법
US5158910A (en) * 1990-08-13 1992-10-27 Motorola Inc. Process for forming a contact structure
US4997790A (en) * 1990-08-13 1991-03-05 Motorola, Inc. Process for forming a self-aligned contact structure
JP2913918B2 (ja) * 1991-08-26 1999-06-28 日本電気株式会社 半導体装置の製造方法
US5268332A (en) * 1992-11-12 1993-12-07 At&T Bell Laboratories Method of integrated circuit fabrication having planarized dielectrics
US5283208A (en) * 1992-12-04 1994-02-01 International Business Machines Corporation Method of making a submicrometer local structure using an organic mandrel
US5359226A (en) * 1993-02-02 1994-10-25 Paradigm Technology, Inc. Static memory with self aligned contacts and split word lines
US5854135A (en) * 1997-04-09 1998-12-29 Vanguard International Semiconductor Corporation Optimized dry etching procedure, using an oxygen containing ambient, for small diameter contact holes
US6025255A (en) * 1998-06-25 2000-02-15 Vanguard International Semiconductor Corporation Two-step etching process for forming self-aligned contacts
US6268281B1 (en) * 1999-11-15 2001-07-31 Taiwan Semiconductor Manufacturing Company Method to form self-aligned contacts with polysilicon plugs

Also Published As

Publication number Publication date
EP0696061A2 (de) 1996-02-07
US6580133B2 (en) 2003-06-17
EP0696061B1 (de) 2005-10-26
JPH0878354A (ja) 1996-03-22
US20020037622A1 (en) 2002-03-28
EP0696061A3 (de) 1997-07-02
US6297110B1 (en) 2001-10-02

Similar Documents

Publication Publication Date Title
DE69807718D1 (de) Herstellungsverfahren für integrierte schaltkreise mit reduzierter dimension
DE69710248D1 (de) Bondverfahren für integrierte Schaltung
DE69832324D1 (de) Herstellungsverfahren für einen Halbleiter
DE69908639D1 (de) Testkarte für chips mit erhöhten kontaktelementen
DE69529646D1 (de) Packung mit Lötballgitter für eine integrierte Schaltung
DE69624160D1 (de) Verbinderanordnung für integrierte Schaltungskarte
KR960015789A (ko) 전자부품과 그 제조방법
DE69522195D1 (de) Herstellungsverfahren für Halbleiteranordnungen
DE69630334D1 (de) Steckverbinder für gedruckte Schaltung
DE69830982D1 (de) Schaltungsplatte für stromschienen und herstellungsverfahren
DE69715472D1 (de) Herstellungsverfahren für einen integrierten schaltkreis und der damit hergetellte integrierte schaltkreis
KR960015836A (ko) 집적회로 시험장치
DE69607121D1 (de) Gehäuse, insbesondere für elektrische Geräte
FI972187A0 (fi) Kytkentäjärjestely päätepiirissä
DE69520706D1 (de) Herstellungsverfahren für einen elektrischen Vorrichtungs-Adapter
DE69839906D1 (de) Herstellungsverfahren für eine integrierte Schaltung
DE69534542D1 (de) Herstellungsverfahren für einen Kontakt in einer integrierten Schaltung
DE69700481D1 (de) Herstellungsverfahren für elektronisches TFT-Bauelement
DE69500017D1 (de) Verbinder für integrierte Schaltungspackung
EP0675530A3 (de) Herstellungsverfahren für ein Feldeffekt-Halbleiterbauelement.
DE69936175D1 (de) Induktivität oder Leiterbahn mit geringem Verlust in einer integrierten Schaltung
DE69836625D1 (de) Prüfen der funktionellen blöcke in einer integrierten halbleiterschaltung
DE69531657D1 (de) Integrierte Schaltung mit Prüfungspfad
DE69826865D1 (de) Herstellungsverfahren für verkapselte halbleiteranordnungen
SG80077A1 (en) Semiconductor integrated circuit card manufacturing method, and semiconductor integrated circuit card

Legal Events

Date Code Title Description
8332 No legal effect for de