[go: up one dir, main page]

DE69510126D1 - Prüfbare Speicheranordnung - Google Patents

Prüfbare Speicheranordnung

Info

Publication number
DE69510126D1
DE69510126D1 DE69510126T DE69510126T DE69510126D1 DE 69510126 D1 DE69510126 D1 DE 69510126D1 DE 69510126 T DE69510126 T DE 69510126T DE 69510126 T DE69510126 T DE 69510126T DE 69510126 D1 DE69510126 D1 DE 69510126D1
Authority
DE
Germany
Prior art keywords
memory arrangement
testable memory
testable
arrangement
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69510126T
Other languages
English (en)
Other versions
DE69510126T2 (de
Inventor
Artie Pennington
Makato Ueda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Motorola Solutions Inc
Original Assignee
International Business Machines Corp
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp, Motorola Inc filed Critical International Business Machines Corp
Publication of DE69510126D1 publication Critical patent/DE69510126D1/de
Application granted granted Critical
Publication of DE69510126T2 publication Critical patent/DE69510126T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/32—Serial access; Scan testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/24—Accessing extra cells, e.g. dummy cells or redundant cells

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE69510126T 1994-04-15 1995-03-31 Prüfbare Speicheranordnung Expired - Fee Related DE69510126T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/228,544 US5550974A (en) 1994-04-15 1994-04-15 Testable memory array which is immune to multiple wordline assertions during scan testing

Publications (2)

Publication Number Publication Date
DE69510126D1 true DE69510126D1 (de) 1999-07-15
DE69510126T2 DE69510126T2 (de) 2000-01-20

Family

ID=22857620

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69510126T Expired - Fee Related DE69510126T2 (de) 1994-04-15 1995-03-31 Prüfbare Speicheranordnung

Country Status (6)

Country Link
US (1) US5550974A (de)
EP (1) EP0680051B1 (de)
JP (1) JP3053546B2 (de)
KR (1) KR0150351B1 (de)
DE (1) DE69510126T2 (de)
TW (1) TW260789B (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2796590B2 (ja) * 1991-08-07 1998-09-10 三菱電機株式会社 メモリ装置及びそれを使用したデータ処理装置
US6115789A (en) * 1997-04-28 2000-09-05 International Business Machines Corporation Method and system for determining which memory locations have been accessed in a self timed cache architecture
US6487131B1 (en) * 1999-12-30 2002-11-26 Intel Corporation Method and apparatus for testing a CAM addressed cache
US7093236B2 (en) * 2001-02-01 2006-08-15 Arm Limited Tracing out-of-order data
US7093108B2 (en) * 2001-02-01 2006-08-15 Arm Limited Apparatus and method for efficiently incorporating instruction set information with instruction addresses
US6430072B1 (en) 2001-10-01 2002-08-06 International Business Machines Corporation Embedded CAM test structure for fully testing all matchlines
US20070192947A1 (en) * 2003-07-10 2007-08-23 Cylena Medical Technologies Inc. Protective apparel with improved doffing

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4631660A (en) * 1983-08-30 1986-12-23 Amdahl Corporation Addressing system for an associative cache memory
US4982360A (en) * 1983-09-22 1991-01-01 Digital Equipment Corporation Memory subsystem
US4680760A (en) * 1985-08-05 1987-07-14 Motorola, Inc. Accelerated test apparatus and support logic for a content addressable memory
US4760971A (en) * 1987-03-11 1988-08-02 Rolflor Industries, Inc. Internally mounted drive mechanism for a belt-winding drum
US5107501A (en) * 1990-04-02 1992-04-21 At&T Bell Laboratories Built-in self-test technique for content-addressable memories
US5276833A (en) * 1990-07-02 1994-01-04 Chips And Technologies, Inc. Data cache management system with test mode using index registers and CAS disable and posted write disable
US5263140A (en) * 1991-01-23 1993-11-16 Silicon Graphics, Inc. Variable page size per entry translation look-aside buffer

Also Published As

Publication number Publication date
US5550974A (en) 1996-08-27
TW260789B (en) 1995-10-21
KR0150351B1 (ko) 1998-10-15
EP0680051A1 (de) 1995-11-02
EP0680051B1 (de) 1999-06-09
JP3053546B2 (ja) 2000-06-19
DE69510126T2 (de) 2000-01-20
JPH07287998A (ja) 1995-10-31
KR950029936A (ko) 1995-11-24

Similar Documents

Publication Publication Date Title
KR960008845A (ko) 반도체 기억장치
KR960012008A (ko) 다이나믹형 메모리
DE69525421D1 (de) Integrierte Speicherschaltungsanordnung
DE69500074D1 (de) Modulo-adressierter Pufferspeicher
DE59510271D1 (de) Messfühler
DE69500346D1 (de) Verbesserte Speicherselbstprüfung
DE69631013D1 (de) Halbleiterspeicher
DE69515951D1 (de) Speicherkarte
DE69520333D1 (de) Halbleiterspeicher
DE69520254D1 (de) Halbleiterspeicher
DE69706947D1 (de) Halbleiterspeicher
DE69829092D1 (de) Festwertspeicher
KR960012033A (ko) 반도체 기억장치
DE19680964T1 (de) Speichertestgerät
DE69120301D1 (de) Speicherprüfgerät
DE69517265D1 (de) Speicheranordnung
DE69513892D1 (de) Speicherkarte
FI952318L (fi) Telekanavan testausjärjestely
DE69522405D1 (de) Speicheranordnung
DE19781611T1 (de) Speichertestgerät
DE69616710D1 (de) Halbleiterspeicher
DE69500723D1 (de) Magen-Darm-Sonde
KR960011703A (ko) 반도체 메모리
DE69526834D1 (de) Halbleiterspeicher
KR960012034A (ko) 반도체 메모리

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee