DE69226328D1 - Self-adjusting contact supports for semiconductor devices - Google Patents
Self-adjusting contact supports for semiconductor devicesInfo
- Publication number
- DE69226328D1 DE69226328D1 DE69226328T DE69226328T DE69226328D1 DE 69226328 D1 DE69226328 D1 DE 69226328D1 DE 69226328 T DE69226328 T DE 69226328T DE 69226328 T DE69226328 T DE 69226328T DE 69226328 D1 DE69226328 D1 DE 69226328D1
- Authority
- DE
- Germany
- Prior art keywords
- self
- semiconductor devices
- contact supports
- adjusting contact
- adjusting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/784,193 US5216282A (en) | 1991-10-29 | 1991-10-29 | Self-aligned contact studs for semiconductor structures |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69226328D1 true DE69226328D1 (en) | 1998-08-27 |
DE69226328T2 DE69226328T2 (en) | 1999-03-25 |
Family
ID=25131638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69226328T Expired - Fee Related DE69226328T2 (en) | 1991-10-29 | 1992-10-09 | Self-adjusting contact supports for semiconductor devices |
Country Status (4)
Country | Link |
---|---|
US (2) | US5216282A (en) |
EP (1) | EP0540446B1 (en) |
JP (1) | JP2505961B2 (en) |
DE (1) | DE69226328T2 (en) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR970009274B1 (en) * | 1991-11-11 | 1997-06-09 | 미쓰비시덴키 가부시키가이샤 | Conductive layer connection structure of a semiconductor device & a method of manufacturing thereof |
US5364817A (en) * | 1994-05-05 | 1994-11-15 | United Microelectronics Corporation | Tungsten-plug process |
JP3256084B2 (en) * | 1994-05-26 | 2002-02-12 | 株式会社半導体エネルギー研究所 | Semiconductor integrated circuit and manufacturing method thereof |
US5380671A (en) * | 1994-06-13 | 1995-01-10 | United Microelectronics Corporation | Method of making non-trenched buried contact for VLSI devices |
US5512514A (en) * | 1994-11-08 | 1996-04-30 | Spider Systems, Inc. | Self-aligned via and contact interconnect manufacturing method |
US6420725B1 (en) * | 1995-06-07 | 2002-07-16 | Micron Technology, Inc. | Method and apparatus for forming an integrated circuit electrode having a reduced contact area |
US5879955A (en) * | 1995-06-07 | 1999-03-09 | Micron Technology, Inc. | Method for fabricating an array of ultra-small pores for chalcogenide memory cells |
US5684331A (en) * | 1995-06-07 | 1997-11-04 | Lg Semicon Co., Ltd. | Multilayered interconnection of semiconductor device |
US5714039A (en) * | 1995-10-04 | 1998-02-03 | International Business Machines Corporation | Method for making sub-lithographic images by etching the intersection of two spacers |
US5960318A (en) * | 1995-10-27 | 1999-09-28 | Siemens Aktiengesellschaft | Borderless contact etch process with sidewall spacer and selective isotropic etch process |
US6653733B1 (en) | 1996-02-23 | 2003-11-25 | Micron Technology, Inc. | Conductors in semiconductor devices |
US6337266B1 (en) | 1996-07-22 | 2002-01-08 | Micron Technology, Inc. | Small electrode for chalcogenide memories |
US6015977A (en) | 1997-01-28 | 2000-01-18 | Micron Technology, Inc. | Integrated circuit memory cell having a small active area and method of forming same |
US6724088B1 (en) | 1999-04-20 | 2004-04-20 | International Business Machines Corporation | Quantum conductive barrier for contact to shallow diffusion region |
US6399434B1 (en) | 2000-04-26 | 2002-06-04 | International Business Machines Corporation | Doped structures containing diffusion barriers |
US6563156B2 (en) | 2001-03-15 | 2003-05-13 | Micron Technology, Inc. | Memory elements and methods for making same |
US7084423B2 (en) | 2002-08-12 | 2006-08-01 | Acorn Technologies, Inc. | Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions |
US6833556B2 (en) | 2002-08-12 | 2004-12-21 | Acorn Technologies, Inc. | Insulated gate field effect transistor having passivated schottky barriers to the channel |
US20040036171A1 (en) * | 2002-08-22 | 2004-02-26 | Farnworth Warren M. | Method and apparatus for enabling a stitch wire bond in the absence of discrete bump formation, semiconductor device assemblies and electronic systems including same |
KR100485690B1 (en) | 2002-10-26 | 2005-04-27 | 삼성전자주식회사 | MOS Transistor and Method of manufacturing the same |
JP5134326B2 (en) * | 2007-09-25 | 2013-01-30 | 株式会社渡辺商行 | Manufacturing method of semiconductor device |
US9362376B2 (en) | 2011-11-23 | 2016-06-07 | Acorn Technologies, Inc. | Metal contacts to group IV semiconductors by inserting interfacial atomic monolayers |
JP2012094900A (en) * | 2012-01-26 | 2012-05-17 | Watanabe Shoko:Kk | Bcn based insulating film, method of producing the same and semiconductor device |
US9620611B1 (en) | 2016-06-17 | 2017-04-11 | Acorn Technology, Inc. | MIS contact structure with metal oxide conductor |
US10170627B2 (en) | 2016-11-18 | 2019-01-01 | Acorn Technologies, Inc. | Nanowire transistor with source and drain induced by electrical contacts with negative schottky barrier height |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4476482A (en) * | 1981-05-29 | 1984-10-09 | Texas Instruments Incorporated | Silicide contacts for CMOS devices |
DE3277759D1 (en) * | 1981-09-18 | 1988-01-07 | Fujitsu Ltd | Semiconductor device having new conductive interconnection structure and method for manufacturing the same |
CA1298921C (en) * | 1986-07-02 | 1992-04-14 | Madhukar B. Vora | Bipolar transistor with polysilicon stringer base contact |
US4980752A (en) * | 1986-12-29 | 1990-12-25 | Inmos Corporation | Transition metal clad interconnect for integrated circuits |
US4939154A (en) * | 1987-03-25 | 1990-07-03 | Seiko Instruments Inc. | Method of fabricating an insulated gate semiconductor device having a self-aligned gate |
JPS63278256A (en) * | 1987-05-09 | 1988-11-15 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
JPH0622235B2 (en) * | 1987-05-21 | 1994-03-23 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US4837609A (en) * | 1987-09-09 | 1989-06-06 | American Telephone And Telegraph Company, At&T Bell Laboratories | Semiconductor devices having superconducting interconnects |
US5057902A (en) * | 1987-12-02 | 1991-10-15 | Advanced Micro Devices, Inc. | Self-aligned semiconductor devices |
JPH01214067A (en) * | 1988-02-22 | 1989-08-28 | Nec Corp | Gate electrode and wiring and their manufacture |
JPH01214168A (en) * | 1988-02-23 | 1989-08-28 | Nec Corp | Semiconductor device and manufacture thereof |
JPH0666329B2 (en) * | 1988-06-30 | 1994-08-24 | 株式会社東芝 | Method for manufacturing semiconductor device |
US5136533A (en) * | 1988-07-08 | 1992-08-04 | Eliyahou Harari | Sidewall capacitor DRAM cell |
JPH0284741A (en) * | 1988-09-21 | 1990-03-26 | Nec Corp | Manufacture of semiconductor device |
EP0363297B1 (en) * | 1988-10-03 | 1994-03-23 | International Business Machines Corporation | Improved contact stud structure for semiconductor devices |
US5060029A (en) * | 1989-02-28 | 1991-10-22 | Small Power Communication Systems Research Laboratories Co., Ltd. | Step cut type insulated gate SIT having low-resistance electrode and method of manufacturing the same |
US4960723A (en) * | 1989-03-30 | 1990-10-02 | Motorola, Inc. | Process for making a self aligned vertical field effect transistor having an improved source contact |
US5043786A (en) * | 1989-04-13 | 1991-08-27 | International Business Machines Corporation | Lateral transistor and method of making same |
US5132755A (en) * | 1989-07-11 | 1992-07-21 | Oki Electric Industry Co. Ltd. | Field effect transistor |
-
1991
- 1991-10-29 US US07/784,193 patent/US5216282A/en not_active Expired - Lifetime
-
1992
- 1992-09-28 JP JP4257969A patent/JP2505961B2/en not_active Expired - Lifetime
- 1992-10-09 EP EP92480146A patent/EP0540446B1/en not_active Expired - Lifetime
- 1992-10-09 DE DE69226328T patent/DE69226328T2/en not_active Expired - Fee Related
- 1992-10-29 US US07/968,634 patent/US5352927A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69226328T2 (en) | 1999-03-25 |
JP2505961B2 (en) | 1996-06-12 |
EP0540446A2 (en) | 1993-05-05 |
EP0540446B1 (en) | 1998-07-22 |
US5216282A (en) | 1993-06-01 |
EP0540446A3 (en) | 1994-03-16 |
US5352927A (en) | 1994-10-04 |
JPH05226478A (en) | 1993-09-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69226328D1 (en) | Self-adjusting contact supports for semiconductor devices | |
DE69219535D1 (en) | Containers for semiconductor wafers | |
DE69120116D1 (en) | Heterostructure semiconductor device | |
DE69131762D1 (en) | Manufacturing process for semiconductor devices | |
DE69231039D1 (en) | Semiconductor device assembly | |
DE69132354D1 (en) | Semiconductor device | |
ITTO920706A1 (en) | SUPPORT FOR WAFER | |
DE69229546D1 (en) | SEMICONDUCTOR ARRANGEMENT | |
DE69334253D1 (en) | Semiconductor device | |
DE69023541D1 (en) | Contact structure for semiconductor integrated circuit. | |
DE69323665D1 (en) | MIS type semiconductor device | |
DE69125208D1 (en) | Dry etching process for semiconductors | |
DE69527668D1 (en) | Junction for semiconductor device | |
DE69131241D1 (en) | Manufacturing process for semiconductor devices | |
DE69128226D1 (en) | Pressure contact type semiconductor device | |
DE69131118D1 (en) | Semiconductor device | |
DE69124399D1 (en) | SEMICONDUCTOR DEVICE | |
DE69226742D1 (en) | Semiconductor device | |
DE69029046D1 (en) | Contacts for semiconductor devices | |
KR930009747U (en) | Semiconductor device | |
DE69127494D1 (en) | Semiconductor device | |
DE69103748D1 (en) | Carrier cassette for semiconductor wafers. | |
DE69223017D1 (en) | Compound semiconductor device | |
DE69115761D1 (en) | Treatment device for semiconductors | |
DE69212897D1 (en) | Manufacturing process for MIS semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |