[go: up one dir, main page]

DE602004010399D1 - Neuadressierbare virtuelle dma-steuer und statusregister - Google Patents

Neuadressierbare virtuelle dma-steuer und statusregister

Info

Publication number
DE602004010399D1
DE602004010399D1 DE602004010399T DE602004010399T DE602004010399D1 DE 602004010399 D1 DE602004010399 D1 DE 602004010399D1 DE 602004010399 T DE602004010399 T DE 602004010399T DE 602004010399 T DE602004010399 T DE 602004010399T DE 602004010399 D1 DE602004010399 D1 DE 602004010399D1
Authority
DE
Germany
Prior art keywords
tax
renewable
status register
dma
virtual dma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE602004010399T
Other languages
English (en)
Other versions
DE602004010399T2 (de
Inventor
Jie Ni
William Futral
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE602004010399D1 publication Critical patent/DE602004010399D1/de
Application granted granted Critical
Publication of DE602004010399T2 publication Critical patent/DE602004010399T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Financial Or Insurance-Related Operations Such As Payment And Settlement (AREA)
DE602004010399T 2003-06-30 2004-06-23 Neuadressierbare virtuelle dma-steuer und statusregister Expired - Fee Related DE602004010399T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US610660 1996-03-04
US10/610,660 US7120708B2 (en) 2003-06-30 2003-06-30 Readdressable virtual DMA control and status registers
PCT/US2004/020197 WO2005006201A1 (en) 2003-06-30 2004-06-23 Readdressable virtual dma control and status registers

Publications (2)

Publication Number Publication Date
DE602004010399D1 true DE602004010399D1 (de) 2008-01-10
DE602004010399T2 DE602004010399T2 (de) 2008-10-09

Family

ID=33541181

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004010399T Expired - Fee Related DE602004010399T2 (de) 2003-06-30 2004-06-23 Neuadressierbare virtuelle dma-steuer und statusregister

Country Status (9)

Country Link
US (1) US7120708B2 (de)
EP (1) EP1639481B1 (de)
JP (2) JP4800207B2 (de)
KR (1) KR100868395B1 (de)
CN (1) CN100421097C (de)
AT (1) ATE379812T1 (de)
DE (1) DE602004010399T2 (de)
TW (1) TWI296762B (de)
WO (1) WO2005006201A1 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI258077B (en) * 2004-05-11 2006-07-11 Winbond Electronics Corp Method of DMA and program DMA controller for card reader
US8200879B1 (en) 2004-06-29 2012-06-12 National Semiconductor Corporation Memory interface including an efficient variable-width bus
EP1617335A1 (de) * 2004-07-12 2006-01-18 Stmicroelectronics SA Programmierungsmethode eines DMA-Controllers in einem on-Chip System und dazügehörendes on-Chip System
US20070162642A1 (en) * 2005-12-19 2007-07-12 Ivo Tousek A dma controller with multiple intra-channel software request support
GB2433611A (en) * 2005-12-21 2007-06-27 Advanced Risc Mach Ltd DMA controller with virtual channels
US20080082715A1 (en) * 2006-09-29 2008-04-03 Honeywell International Inc. Data transfers over multiple data buses
KR100891508B1 (ko) * 2007-03-16 2009-04-06 삼성전자주식회사 가상 디엠에이를 포함하는 시스템
DE102007029833B4 (de) * 2007-06-28 2019-03-28 Texas Instruments Deutschland Gmbh Mikrocontroller mit Datenmodifikationsmodul und System umfassend ein Datenmodifikationsmodul
US7822885B2 (en) * 2007-10-16 2010-10-26 Applied Micro Circuits Corporation Channel-less multithreaded DMA controller
JP5268841B2 (ja) * 2009-09-11 2013-08-21 三菱電機株式会社 情報処理装置
JP5527512B2 (ja) * 2009-09-28 2014-06-18 ソニー株式会社 バスプロトコル変換装置及びバスプロトコル変換方法
JP5351339B2 (ja) * 2010-06-07 2013-11-27 株式会社日立製作所 データ転送装置及びデータ転送方法
TWI465905B (zh) 2010-09-22 2014-12-21 Toshiba Kk 記憶體系統、主機控制器、及直接記憶體存取之控制方法
US8959278B2 (en) * 2011-05-12 2015-02-17 Freescale Semiconductor, Inc. System and method for scalable movement and replication of data
DE102016211768A1 (de) * 2016-06-29 2018-01-04 Robert Bosch Gmbh Speicherdirektzugriffssteuereinrichtung und Betriebsverfahren hierfür
CN107643992B (zh) * 2017-09-27 2020-09-08 成都忆芯科技有限公司 PCIe控制器与使用PCIe控制器的环回数据通路
CN109739805B (zh) * 2018-12-27 2023-06-23 北京中星微电子有限公司 配置模块的参数的方法和配置模块的参数的装置
CN113032300A (zh) * 2021-03-23 2021-06-25 安谋科技（中国）有限公司 数据的传输控制方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04177445A (ja) * 1990-11-08 1992-06-24 Nec Corp ディスクリプタ制御方式
JPH04324561A (ja) * 1991-04-25 1992-11-13 Shikoku Nippon Denki Software Kk Ｄｍａ情報のポーリング制御装置
EP0544083A3 (en) * 1991-11-26 1994-09-14 Ibm Interleaved risc-type parallel processor and processing methods
JPH0696007A (ja) * 1992-09-17 1994-04-08 Fujitsu Ltd Ｄｍａ転送方式
US5828903A (en) * 1994-09-30 1998-10-27 Intel Corporation System for performing DMA transfer with a pipeline control switching such that the first storage area contains location of a buffer for subsequent transfer
US5687395A (en) * 1994-10-28 1997-11-11 Hewlett-Packard Company Main memory buffer for low cost / high performance input/output of data in a computer system
US5828901A (en) * 1995-12-21 1998-10-27 Cirrus Logic, Inc. Method and apparatus for placing multiple frames of data in a buffer in a direct memory access transfer
KR0160193B1 (ko) * 1995-12-30 1998-12-15 김광호 직접메모리접근 제어장치
US6049842A (en) * 1997-05-01 2000-04-11 International Business Machines Corporation Efficient data transfer mechanism for input/output devices
US6065071A (en) 1998-03-26 2000-05-16 Nvidia Corporation Method and apparatus for trapping unimplemented operations in input/output devices
US6023738A (en) 1998-03-30 2000-02-08 Nvidia Corporation Method and apparatus for accelerating the transfer of graphical images
US6134607A (en) * 1998-04-03 2000-10-17 Avid Technology, Inc. Method and apparatus for controlling data flow between devices connected by a memory
US6202106B1 (en) 1998-09-09 2001-03-13 Xilinx, Inc. Method for providing specific knowledge of a structure of parameter blocks to an intelligent direct memory access controller
JP3206568B2 (ja) * 1998-10-28 2001-09-10 日本電気株式会社 Ｄｍａ制御方法及び装置
US6314478B1 (en) * 1998-12-29 2001-11-06 Nec America, Inc. System for accessing a space appended to a circular queue after traversing an end of the queue and upon completion copying data back to the queue
GB2371641B (en) * 2001-01-27 2004-10-06 Mitel Semiconductor Ltd Direct memory access controller for circular buffers
US7287101B2 (en) 2003-08-05 2007-10-23 Intel Corporation Direct memory access using memory descriptor list

Also Published As

Publication number Publication date
CN100421097C (zh) 2008-09-24
JP2007520770A (ja) 2007-07-26
EP1639481B1 (de) 2007-11-28
JP2011204269A (ja) 2011-10-13
KR20060028705A (ko) 2006-03-31
US20040267979A1 (en) 2004-12-30
DE602004010399T2 (de) 2008-10-09
WO2005006201A1 (en) 2005-01-20
ATE379812T1 (de) 2007-12-15
JP4800207B2 (ja) 2011-10-26
KR100868395B1 (ko) 2008-11-11
TW200508876A (en) 2005-03-01
EP1639481A1 (de) 2006-03-29
CN1813248A (zh) 2006-08-02
JP5275414B2 (ja) 2013-08-28
US7120708B2 (en) 2006-10-10
TWI296762B (en) 2008-05-11

Similar Documents

Publication Publication Date Title
DE602004010399D1 (de) Neuadressierbare virtuelle dma-steuer und statusregister
MY135115A (en) Portable data storage device using memory address mapping table
TW200834304A (en) Non-volatile semiconductor memory system and data write method thereof
ATE481672T1 (de) Verfahren zum aufrechterhalten eines usb- aktivzustands ohne datentransfer
AU2003268530A8 (en) Method and apparatus for grouping pages within a block
GB2402246B (en) Method and apparatus to control memory accesses
ATE516551T1 (de) Vereinigter dma
GB2422926B (en) Data processing apparatus and method for controlling access to memory
EP1725936A4 (de) Vorrichtung und verfahren für daten-bypass für einen bidirektionalen datenbus bei einem speichersubsystem auf hub-basis
DE602005017948D1 (de) Einrichtung und verfahren zum arbitrieren zwischen direktspeicherzugriffs-task-anforderungen
TW200739356A (en) Memory controller and method for handling DMA operations during a page copy
GB2446997A (en) Memory access request arbitration
TW200735099A (en) Semiconductor memory, memory system, and operation method of semiconductor memory
ATE405885T1 (de) Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller
ATE481713T1 (de) Verfahren und vorrichtung für mehrere zeilen- cache-speicher pro bank
DE602006010893D1 (de) Vorrichtung und verfahren zur handhabung von dma-anforderungen in einer virtuellspeicher-umgebung
TW200508879A (en) A device for controlling endpoints of USB device and method of controlling endpoints of USB device
TW200729232A (en) Method for page random write and read in the block of flash memory
TW200802171A (en) Image scaling system for saving memory
ATE419582T1 (de) Verfahren, system und programm zum speicherbasierten datentransfer
FI20031628A0 (fi) Tietokoneryväs, tietokoneyksikkö ja menetelmä muistisaannin ohjaukseen tietokoneyksiköiden välillä
ATE512525T1 (de) Verfahren zum übertragen von feldbus-daten sowie feldbus-kommunikationssystem
ATE534081T1 (de) Peripher gelieferte adressierung in einem einfachen dma
FR2961923B1 (fr) Dispositif, chaine et procede de traitement de donnees, et programme d'ordinateur correspondant
GB0722947D0 (en) Method,apparatus and system for posted write buffer for memory unidirectional full duplex interface

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee