DE60100896D1 - Phasenregelschleife mit gebrochenem teilverhältnis - Google Patents
Phasenregelschleife mit gebrochenem teilverhältnisInfo
- Publication number
- DE60100896D1 DE60100896D1 DE60100896T DE60100896T DE60100896D1 DE 60100896 D1 DE60100896 D1 DE 60100896D1 DE 60100896 T DE60100896 T DE 60100896T DE 60100896 T DE60100896 T DE 60100896T DE 60100896 D1 DE60100896 D1 DE 60100896D1
- Authority
- DE
- Germany
- Prior art keywords
- signal
- phase
- frequency
- phase difference
- locked loop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000001960 triggered effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
- H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
- H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
- Oscillators With Electromechanical Resonators (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18568100P | 2000-02-29 | 2000-02-29 | |
US185681P | 2000-02-29 | ||
US580119 | 2000-05-30 | ||
US09/580,119 US6959063B1 (en) | 2000-02-29 | 2000-05-30 | Fractional-N phase locked loop |
PCT/EP2001/002200 WO2001065681A2 (en) | 2000-02-29 | 2001-02-28 | Fractional-phase locked loop |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60100896D1 true DE60100896D1 (de) | 2003-11-06 |
DE60100896T2 DE60100896T2 (de) | 2004-08-26 |
Family
ID=26881359
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60100896T Expired - Lifetime DE60100896T2 (de) | 2000-02-29 | 2001-02-28 | Phasenregelschleife mit gebrochenem teilverhältnis |
Country Status (8)
Country | Link |
---|---|
US (1) | US6959063B1 (de) |
EP (1) | EP1262016B1 (de) |
JP (1) | JP4713050B2 (de) |
AT (1) | ATE251359T1 (de) |
AU (1) | AU2001248317A1 (de) |
DE (1) | DE60100896T2 (de) |
MY (1) | MY124523A (de) |
WO (1) | WO2001065681A2 (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1289150A1 (de) * | 2001-08-24 | 2003-03-05 | STMicroelectronics S.r.l. | Verfahren zum Erzeugen eines Signals veränderbarer Frequenz, zum Beispiel zum Spreizen des Sprektrums eines Taktsignals, und Vorrichtung dafür |
US7535977B2 (en) * | 2004-09-30 | 2009-05-19 | Gct Semiconductor, Inc. | Sigma-delta based phase lock loop |
US7876871B2 (en) * | 2006-11-30 | 2011-01-25 | Qualcomm Incorporated | Linear phase frequency detector and charge pump for phase-locked loop |
US8401140B2 (en) * | 2008-09-05 | 2013-03-19 | Freescale Semiconductor, Inc. | Phase/frequency detector for a phase-locked loop that samples on both rising and falling edges of a reference signal |
CN101399540B (zh) * | 2008-10-10 | 2010-06-23 | 东南大学 | 一种50%占空比的高速宽范围多模可编程分频器 |
EP2668723B1 (de) * | 2011-01-28 | 2014-11-26 | Coherent Logix Incorporated | Frequenzteiler mit synchroner bereichserweiterung über oktavengrenzen |
JP7393079B2 (ja) * | 2019-03-26 | 2023-12-06 | ラピスセミコンダクタ株式会社 | 半導体装置 |
CN113726333A (zh) * | 2020-05-25 | 2021-11-30 | 无锡有容微电子有限公司 | 鉴频鉴相器及锁相环电路 |
CN116647233B (zh) * | 2023-05-18 | 2024-04-02 | 成都电科星拓科技有限公司 | 一种降低不同分频比相位差的多模分频器、锁相环及芯片 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL9500491A (nl) * | 1994-12-15 | 1996-02-01 | Ericsson Radio Systems Bv | Fase-vergrendelde lus voor signalen met rechthoeksgolfvormen. |
JPH08213900A (ja) * | 1995-02-07 | 1996-08-20 | Oki Electric Ind Co Ltd | 位相比較回路とそれを用いたpll回路 |
JP3281817B2 (ja) * | 1995-09-28 | 2002-05-13 | 三洋電機株式会社 | 可変分周装置 |
DE69631002T2 (de) * | 1995-09-28 | 2004-09-16 | Sanyo Electric Co., Ltd., Moriguchi | Einstellbarer Frequenzteiler |
JP3459561B2 (ja) * | 1998-02-10 | 2003-10-20 | 三洋電機株式会社 | 位相比較器 |
GB2335322B (en) | 1998-03-13 | 2002-04-24 | Ericsson Telefon Ab L M | Phase detector |
-
2000
- 2000-05-30 US US09/580,119 patent/US6959063B1/en not_active Expired - Lifetime
-
2001
- 2001-02-12 MY MYPI20010614A patent/MY124523A/en unknown
- 2001-02-28 AU AU2001248317A patent/AU2001248317A1/en not_active Abandoned
- 2001-02-28 WO PCT/EP2001/002200 patent/WO2001065681A2/en active IP Right Grant
- 2001-02-28 DE DE60100896T patent/DE60100896T2/de not_active Expired - Lifetime
- 2001-02-28 EP EP01921286A patent/EP1262016B1/de not_active Expired - Lifetime
- 2001-02-28 AT AT01921286T patent/ATE251359T1/de not_active IP Right Cessation
- 2001-02-28 JP JP2001564456A patent/JP4713050B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US6959063B1 (en) | 2005-10-25 |
EP1262016A2 (de) | 2002-12-04 |
DE60100896T2 (de) | 2004-08-26 |
ATE251359T1 (de) | 2003-10-15 |
EP1262016B1 (de) | 2003-10-01 |
JP2003526239A (ja) | 2003-09-02 |
WO2001065681A3 (en) | 2002-01-03 |
WO2001065681A2 (en) | 2001-09-07 |
JP4713050B2 (ja) | 2011-06-29 |
AU2001248317A1 (en) | 2001-09-12 |
MY124523A (en) | 2006-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6002273A (en) | Linear low noise phase-frequency detector | |
WO2004034557A3 (en) | Pwm controller with integrated pll | |
TW200731677A (en) | Frequency synthesizer and thereof method | |
TW200726093A (en) | Configuration and controlling method of fractional-N PLL having fractional frequency divider | |
GB2483898A (en) | Injection-locked oscillator capable of non-integer frequency multiplication | |
DE60100896D1 (de) | Phasenregelschleife mit gebrochenem teilverhältnis | |
KR100296207B1 (ko) | 안정된위상변별기를갖는위상동기루프 | |
US4309675A (en) | Control circuit for providing a synchronized drive signal to an oscillating system | |
JP2004015088A (ja) | 小数点分周方式pll周波数シンセサイザ | |
AU7566901A (en) | Linear dead-band-free digital phase detection | |
WO2002056469A3 (en) | Ring vco based on rc timing | |
ATE328393T1 (de) | Pll-schaltung | |
DE60102238D1 (de) | Phasenverriegelungsschaltung | |
TW200633392A (en) | Sigma-delta based phase lock loop | |
PT1025645E (pt) | Circuito em anel de bloqueio de fase de terceira ordem modificado | |
CA2192881A1 (en) | PLL Circuit and Noise Reduction Means for PLL Circuit | |
JP2008283333A (ja) | 電圧制御発振器およびそれを用いたpll回路 | |
JP2015026890A (ja) | Pll装置 | |
ATE301884T1 (de) | Synthetisierer mit gebrochenem teilverhältnis und kompensation des phasenjitters | |
KR20070008252A (ko) | 다중 주파수 출력 범위를 가지는 전압 제어 발진기 | |
WO2002009289A3 (en) | Phase locked loop having dc bias circuitry | |
TW200603546A (en) | Phase locked loop with nonlinear phase-error response characteristic | |
TW347613B (en) | Pulsed signal generator | |
Tsutsumi et al. | A sub-harmonic injection-locked oscillator with auto aligned multiple pulse injection | |
JPS57152234A (en) | Large-scale integrated circuit for pll tuning |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |