DE3579849D1 - Eprom mit selbstjustierter geteilter steuerelektrode und verfahren zur herstellung. - Google Patents
Eprom mit selbstjustierter geteilter steuerelektrode und verfahren zur herstellung.Info
- Publication number
- DE3579849D1 DE3579849D1 DE8585200749T DE3579849T DE3579849D1 DE 3579849 D1 DE3579849 D1 DE 3579849D1 DE 8585200749 T DE8585200749 T DE 8585200749T DE 3579849 T DE3579849 T DE 3579849T DE 3579849 D1 DE3579849 D1 DE 3579849D1
- Authority
- DE
- Germany
- Prior art keywords
- eprom
- self
- production
- control electrode
- shared control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/68—Floating-gate IGFETs
- H10D30/681—Floating-gate IGFETs having only two programming levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/031—Manufacture or treatment of data-storage electrodes
- H10D64/035—Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/610,369 US4639893A (en) | 1984-05-15 | 1984-05-15 | Self-aligned split gate EPROM |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3579849D1 true DE3579849D1 (de) | 1990-10-31 |
Family
ID=24444750
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8585200749T Expired - Lifetime DE3579849D1 (de) | 1984-05-15 | 1985-05-10 | Eprom mit selbstjustierter geteilter steuerelektrode und verfahren zur herstellung. |
Country Status (4)
Country | Link |
---|---|
US (2) | US4639893A (de) |
EP (1) | EP0164781B1 (de) |
JP (2) | JPH0785492B2 (de) |
DE (1) | DE3579849D1 (de) |
Families Citing this family (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4868629A (en) * | 1984-05-15 | 1989-09-19 | Waferscale Integration, Inc. | Self-aligned split gate EPROM |
US4639893A (en) * | 1984-05-15 | 1987-01-27 | Wafer Scale Integration, Inc. | Self-aligned split gate EPROM |
US4754320A (en) * | 1985-02-25 | 1988-06-28 | Kabushiki Kaisha Toshiba | EEPROM with sidewall control gate |
US5225719A (en) * | 1985-03-29 | 1993-07-06 | Advanced Micro Devices, Inc. | Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix |
IT1215380B (it) * | 1987-03-12 | 1990-02-08 | Sgs Microelettronica Spa | Cella di memoria eprom a due semicelle simmetriche con gate flottante separata. |
US5016215A (en) * | 1987-09-30 | 1991-05-14 | Texas Instruments Incorporated | High speed EPROM with reverse polarity voltages applied to source and drain regions during reading and writing |
FR2621737B1 (fr) * | 1987-10-09 | 1991-04-05 | Thomson Semiconducteurs | Memoire en circuit integre |
US4888734A (en) * | 1987-12-30 | 1989-12-19 | Elite Semiconductor & Systems Int'l., Inc. | EPROM/flash EEPROM cell and array configuration |
US4888735A (en) * | 1987-12-30 | 1989-12-19 | Elite Semiconductor & Systems Int'l., Inc. | ROM cell and array configuration |
US4861730A (en) * | 1988-01-25 | 1989-08-29 | Catalyst Semiconductor, Inc. | Process for making a high density split gate nonvolatile memory cell |
US5303185A (en) * | 1988-02-05 | 1994-04-12 | Emanuel Hazani | EEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared between several cells |
US5332914A (en) * | 1988-02-05 | 1994-07-26 | Emanuel Hazani | EEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared between several cells |
US5162247A (en) * | 1988-02-05 | 1992-11-10 | Emanuel Hazani | Process for trench-isolated self-aligned split-gate EEPROM transistor and memory array |
US4998220A (en) * | 1988-05-03 | 1991-03-05 | Waferscale Integration, Inc. | EEPROM with improved erase structure |
US5168465A (en) * | 1988-06-08 | 1992-12-01 | Eliyahou Harari | Highly compact EPROM and flash EEPROM devices |
US5268318A (en) * | 1988-06-08 | 1993-12-07 | Eliyahou Harari | Highly compact EPROM and flash EEPROM devices |
US5095344A (en) * | 1988-06-08 | 1992-03-10 | Eliyahou Harari | Highly compact eprom and flash eeprom devices |
US5268319A (en) * | 1988-06-08 | 1993-12-07 | Eliyahou Harari | Highly compact EPROM and flash EEPROM devices |
US5016216A (en) * | 1988-10-17 | 1991-05-14 | Waferscale Integration, Inc. | Decoder for a floating gate memory |
US5153684A (en) * | 1988-10-19 | 1992-10-06 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device with offset transistor |
US5210048A (en) * | 1988-10-19 | 1993-05-11 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device with offset transistor and method for manufacturing the same |
US5362662A (en) * | 1989-08-11 | 1994-11-08 | Ricoh Company, Ltd. | Method for producing semiconductor memory device having a planar cell structure |
US5128895A (en) * | 1989-11-21 | 1992-07-07 | Intel Corporation | Method for programming a virtual ground EPROM cell including slow ramping of the column line voltage |
US5027321A (en) * | 1989-11-21 | 1991-06-25 | Intel Corporation | Apparatus and method for improved reading/programming of virtual ground EPROM arrays |
US5572054A (en) * | 1990-01-22 | 1996-11-05 | Silicon Storage Technology, Inc. | Method of operating a single transistor non-volatile electrically alterable semiconductor memory device |
US5313432A (en) * | 1990-05-23 | 1994-05-17 | Texas Instruments Incorporated | Segmented, multiple-decoder memory array and method for programming a memory array |
US5091327A (en) * | 1990-06-28 | 1992-02-25 | National Semiconductor Corporation | Fabrication of a high density stacked gate eprom split cell with bit line reach-through and interruption immunity |
US5115288A (en) * | 1990-06-28 | 1992-05-19 | National Semiconductor Corporation | Split-gate EPROM cell using polysilicon spacers |
US5063172A (en) * | 1990-06-28 | 1991-11-05 | National Semiconductor Corporation | Manufacture of a split-gate EPROM cell using polysilicon spacers |
EP0463511B1 (de) * | 1990-06-28 | 1999-03-24 | National Semiconductor Corporation | Verfahren zum Herstellen einer EPROM-Zelle mit geteiltem Gate und mit Polysilizium-Abstandhaltern |
EP0495492B1 (de) * | 1991-01-17 | 1999-04-14 | Texas Instruments Incorporated | Nicht-flüchtige Speicherzellenstruktur und ihr Herstellungsverfahren |
US5719806A (en) * | 1991-02-18 | 1998-02-17 | Yamane; Masatoshi | Memory cell array |
US5272669A (en) * | 1991-02-20 | 1993-12-21 | Sundisk Corporation | Method and structure for programming floating gate memory cells |
FR2677481B1 (fr) * | 1991-06-07 | 1993-08-20 | Commissariat Energie Atomique | Procede de fabrication d'une cellule de memoire non volatile et cellule de memoire obtenue. |
ES2197905T3 (es) * | 1991-08-29 | 2004-01-16 | Hyundai Electronics Industries Co., Ltd. | Celula de memoria eeprom flash de puerta dividida de doble bit (dsg) autoalineada. |
US5313427A (en) * | 1991-09-20 | 1994-05-17 | Texas Instruments Incorporated | EEPROM array with narrow margin of voltage thresholds after erase |
US5284784A (en) * | 1991-10-02 | 1994-02-08 | National Semiconductor Corporation | Buried bit-line source-side injection flash memory cell |
US5406514A (en) * | 1991-12-21 | 1995-04-11 | Kawasaki Steel Corporation | Semiconductor memory |
US5526307A (en) * | 1992-01-22 | 1996-06-11 | Macronix International Co., Ltd. | Flash EPROM integrated circuit architecture |
DE69231356T2 (de) * | 1992-01-22 | 2000-12-28 | Macronix International Co. Ltd., Hsinchu | Nichtflüchtige Speicherzelle und Anordnungsarchitektur |
US5618742A (en) * | 1992-01-22 | 1997-04-08 | Macronix Internatioal, Ltd. | Method of making flash EPROM with conductive sidewall spacer contacting floating gate |
US5544103A (en) * | 1992-03-03 | 1996-08-06 | Xicor, Inc. | Compact page-erasable eeprom non-volatile memory |
JP3522788B2 (ja) * | 1992-10-29 | 2004-04-26 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
US5341342A (en) * | 1992-12-18 | 1994-08-23 | National Semiconductor Corporation | Flash memory cell structure |
JP2877642B2 (ja) * | 1992-12-25 | 1999-03-31 | ローム株式会社 | 半導体記憶装置およびその駆動方式 |
US5508955A (en) * | 1993-05-20 | 1996-04-16 | Nexcom Technology, Inc. | Electronically erasable-programmable memory cell having buried bit line |
US5496747A (en) * | 1993-08-02 | 1996-03-05 | United Microelectronics Corporation | Split-gate process for non-volatile memory |
DE69433001T2 (de) * | 1993-10-12 | 2004-06-17 | Texas Instruments Inc., Dallas | Niederspannungs-Flash-EEPROM-X-Zelle mit Fowler-Nordheim-Tunneling |
US5557569A (en) * | 1993-10-12 | 1996-09-17 | Texas Instruments Incorporated | Low voltage flash EEPROM C-cell using fowler-nordheim tunneling |
JP3474614B2 (ja) * | 1993-12-14 | 2003-12-08 | マクロニクス インターナショナル カンパニイ リミテッド | 不揮発性半導体メモリ装置及びその動作方法 |
US5457652A (en) * | 1994-04-01 | 1995-10-10 | National Semiconductor Corporation | Low voltage EEPROM |
US5471422A (en) * | 1994-04-11 | 1995-11-28 | Motorola, Inc. | EEPROM cell with isolation transistor and methods for making and operating the same |
US5429969A (en) * | 1994-05-31 | 1995-07-04 | Motorola, Inc. | Process for forming electrically programmable read-only memory cell with a merged select/control gate |
EP0727820B1 (de) * | 1995-02-17 | 2004-03-24 | Hitachi, Ltd. | Halbleiter-Speicherbauelement und Verfahren zum Herstellen desselben |
WO1996041346A1 (en) * | 1995-06-07 | 1996-12-19 | Macronix International Co., Ltd. | Automatic programming algorithm for page mode flash memory with variable programming pulse height and pulse width |
US5821573A (en) * | 1996-10-17 | 1998-10-13 | Mitsubishi Semiconductor America, Inc. | Field effect transistor having an arched gate and manufacturing method thereof |
US6026017A (en) * | 1997-04-11 | 2000-02-15 | Programmable Silicon Solutions | Compact nonvolatile memory |
US6566707B1 (en) * | 1998-01-08 | 2003-05-20 | Sanyo Electric Co., Ltd. | Transistor, semiconductor memory and method of fabricating the same |
US6346725B1 (en) | 1998-05-22 | 2002-02-12 | Winbond Electronics Corporation | Contact-less array of fully self-aligned, triple polysilicon, source-side injection, nonvolatile memory cells with metal-overlaid wordlines |
US6380593B1 (en) * | 1998-12-30 | 2002-04-30 | Texas Instruments Incorporated | Automated well-tie and substrate contact insertion methodology |
EP2988331B1 (de) | 2000-08-14 | 2019-01-09 | SanDisk Technologies LLC | Halbleiterspeicherbauelement |
US6897514B2 (en) * | 2001-03-28 | 2005-05-24 | Matrix Semiconductor, Inc. | Two mask floating gate EEPROM and method of making |
US6841813B2 (en) * | 2001-08-13 | 2005-01-11 | Matrix Semiconductor, Inc. | TFT mask ROM and method for making same |
US6745372B2 (en) * | 2002-04-05 | 2004-06-01 | Numerical Technologies, Inc. | Method and apparatus for facilitating process-compliant layout optimization |
US6570211B1 (en) * | 2002-06-26 | 2003-05-27 | Advanced Micro Devices, Inc. | 2Bit/cell architecture for floating gate flash memory product and associated method |
DE10241990B4 (de) * | 2002-09-11 | 2006-11-09 | Infineon Technologies Ag | Verfahren zur Strukturierung von Schichten auf Halbleiterbauelementen |
US7448012B1 (en) | 2004-04-21 | 2008-11-04 | Qi-De Qian | Methods and system for improving integrated circuit layout |
US7638850B2 (en) | 2004-10-14 | 2009-12-29 | Saifun Semiconductors Ltd. | Non-volatile memory structure and method of fabrication |
EP1746645A3 (de) * | 2005-07-18 | 2009-01-21 | Saifun Semiconductors Ltd. | Speicherzellenanordnung mit sub-minimalem Wortleitungsabstand und Verfahren zu deren Herstellung |
US7345915B2 (en) * | 2005-10-31 | 2008-03-18 | Hewlett-Packard Development Company, L.P. | Modified-layer EPROM cell |
JP2009021305A (ja) * | 2007-07-10 | 2009-01-29 | Denso Corp | 不揮発性メモリトランジスタ |
JP2009152407A (ja) * | 2007-12-20 | 2009-07-09 | Toshiba Corp | 半導体記憶装置 |
US20140217555A1 (en) * | 2013-02-06 | 2014-08-07 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US9627395B2 (en) | 2015-02-11 | 2017-04-18 | Sandisk Technologies Llc | Enhanced channel mobility three-dimensional memory structure and method of making thereof |
US9478495B1 (en) | 2015-10-26 | 2016-10-25 | Sandisk Technologies Llc | Three dimensional memory device containing aluminum source contact via structure and method of making thereof |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA816931A (en) * | 1969-07-01 | F. Beer Andrew | Semi conductor device | |
US3984822A (en) * | 1974-12-30 | 1976-10-05 | Intel Corporation | Double polycrystalline silicon gate memory device |
JPS5263684A (en) * | 1975-11-20 | 1977-05-26 | Toshiba Corp | Non-volatile semiconductor memory device |
US4122544A (en) * | 1976-12-27 | 1978-10-24 | Texas Instruments Incorporated | Electrically alterable floating gate semiconductor memory device with series enhancement transistor |
JPS5389686A (en) * | 1977-01-18 | 1978-08-07 | Toshiba Corp | Production of semiconductor memory element |
US4142926A (en) * | 1977-02-24 | 1979-03-06 | Intel Corporation | Self-aligning double polycrystalline silicon etching process |
JPS53124084A (en) * | 1977-04-06 | 1978-10-30 | Hitachi Ltd | Semiconductor memory device containing floating type poly silicon layer and its manufacture |
US4173791A (en) * | 1977-09-16 | 1979-11-06 | Fairchild Camera And Instrument Corporation | Insulated gate field-effect transistor read-only memory array |
US4173818A (en) * | 1978-05-30 | 1979-11-13 | International Business Machines Corporation | Method for fabricating transistor structures having very short effective channels |
JPS54156484A (en) * | 1978-05-30 | 1979-12-10 | Nec Corp | Non-volatile semiconductor memory device |
DE2832388C2 (de) * | 1978-07-24 | 1986-08-14 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zum Herstellen von MNOS- und MOS-Transistoren in Silizium-Gate-Technologie auf einem Halbleitersubstrat |
SE7907193L (sv) * | 1978-09-28 | 1980-03-29 | Rca Corp | Bestendigt minne |
US4318216A (en) * | 1978-11-13 | 1982-03-09 | Rca Corporation | Extended drain self-aligned silicon gate MOSFET |
JPS6046554B2 (ja) * | 1978-12-14 | 1985-10-16 | 株式会社東芝 | 半導体記憶素子及び記憶回路 |
US4267558A (en) * | 1979-01-05 | 1981-05-12 | Texas Instruments Incorporated | Electrically erasable memory with self-limiting erase |
US4300212A (en) * | 1979-01-24 | 1981-11-10 | Xicor, Inc. | Nonvolatile static random access memory devices |
JPS55156369A (en) * | 1979-05-25 | 1980-12-05 | Hitachi Ltd | Manufacture of semiconductor device |
US4297719A (en) * | 1979-08-10 | 1981-10-27 | Rca Corporation | Electrically programmable control gate injected floating gate solid state memory transistor and method of making same |
US4561004A (en) * | 1979-10-26 | 1985-12-24 | Texas Instruments | High density, electrically erasable, floating gate memory cell |
US4281397A (en) * | 1979-10-29 | 1981-07-28 | Texas Instruments Incorporated | Virtual ground MOS EPROM or ROM matrix |
JPS5671971A (en) * | 1979-11-16 | 1981-06-15 | Fujitsu Ltd | Mos integrated circuit system and preparation method thereof |
US4387447A (en) * | 1980-02-04 | 1983-06-07 | Texas Instruments Incorporated | Column and ground select sequence in electrically programmable memory |
JPS56120166A (en) * | 1980-02-27 | 1981-09-21 | Hitachi Ltd | Semiconductor ic device and manufacture thereof |
US4409723A (en) * | 1980-04-07 | 1983-10-18 | Eliyahou Harari | Method of forming non-volatile EPROM and EEPROM with increased efficiency |
US4328565A (en) * | 1980-04-07 | 1982-05-04 | Eliyahou Harari | Non-volatile eprom with increased efficiency |
US4334292A (en) * | 1980-05-27 | 1982-06-08 | International Business Machines Corp. | Low voltage electrically erasable programmable read only memory |
IT1209227B (it) * | 1980-06-04 | 1989-07-16 | Sgs Microelettronica Spa | Cella di memoria non volatile a 'gate' flottante elettricamente alterabile. |
JPS577162A (en) * | 1980-06-17 | 1982-01-14 | Toshiba Corp | Nonvolatile semiconductor memory and manufacture therefor |
US4336603A (en) * | 1980-06-18 | 1982-06-22 | International Business Machines Corp. | Three terminal electrically erasable programmable read only memory |
JPS5728364A (en) * | 1980-07-28 | 1982-02-16 | Fujitsu Ltd | Semiconductor memory device |
JPS5776878A (en) * | 1980-10-31 | 1982-05-14 | Fujitsu Ltd | Semiconductor memory device |
JPS5796572A (en) * | 1980-12-08 | 1982-06-15 | Toshiba Corp | Semiconductor memory storage |
US4380866A (en) * | 1981-05-04 | 1983-04-26 | Motorola, Inc. | Method of programming ROM by offset masking of selected gates |
DD158078A1 (de) * | 1981-05-06 | 1982-12-22 | Wilfried Krueger | Verfahren zur herstellung einer halbleiteranordnung eines unsymmetrischen dmos-transistors |
JPS58206165A (ja) * | 1982-05-26 | 1983-12-01 | Toshiba Corp | 不揮発性半導体メモリ装置 |
JPS58209164A (ja) * | 1982-05-31 | 1983-12-06 | Toshiba Corp | 不揮発性半導体メモリ装置の製造方法 |
US4868629A (en) * | 1984-05-15 | 1989-09-19 | Waferscale Integration, Inc. | Self-aligned split gate EPROM |
US4639893A (en) * | 1984-05-15 | 1987-01-27 | Wafer Scale Integration, Inc. | Self-aligned split gate EPROM |
US4825271A (en) * | 1986-05-20 | 1989-04-25 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory |
JPS6419595A (en) * | 1987-07-13 | 1989-01-23 | Mitsubishi Electric Corp | Non-volatile memory |
JP2511485B2 (ja) * | 1988-01-12 | 1996-06-26 | 沖電気工業株式会社 | 半導体記憶装置 |
-
1984
- 1984-05-15 US US06/610,369 patent/US4639893A/en not_active Expired - Lifetime
-
1985
- 1985-05-10 EP EP85200749A patent/EP0164781B1/de not_active Expired - Lifetime
- 1985-05-10 DE DE8585200749T patent/DE3579849D1/de not_active Expired - Lifetime
- 1985-05-14 JP JP60100632A patent/JPH0785492B2/ja not_active Expired - Lifetime
-
1988
- 1988-10-17 US US07/258,952 patent/US5021847A/en not_active Expired - Lifetime
-
1997
- 1997-06-30 JP JP9174572A patent/JPH10125816A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0164781A2 (de) | 1985-12-18 |
JPH0785492B2 (ja) | 1995-09-13 |
EP0164781B1 (de) | 1990-09-26 |
US4639893A (en) | 1987-01-27 |
JPS6151880A (ja) | 1986-03-14 |
US5021847A (en) | 1991-06-04 |
EP0164781A3 (en) | 1987-08-26 |
JPH10125816A (ja) | 1998-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3579849D1 (de) | Eprom mit selbstjustierter geteilter steuerelektrode und verfahren zur herstellung. | |
DE3582754D1 (de) | Medizinisches werkzeug und verfahren zur herstellung. | |
DE69025990D1 (de) | Bipolarer Transistor mit isolierter Steuerelektrode und Verfahren zu dessen Herstellung | |
DE3584482D1 (de) | Verfahren zur herstellung elektrophoren gelmaterials. | |
DE3667779D1 (de) | Glasspinnfaden und verfahren zu seiner herstellung. | |
DE3585268D1 (de) | Aufzeichnungsmaterial und verfahren zur herstellung. | |
DE3581797D1 (de) | Misfet mit niedrigdotiertem drain und verfahren zu seiner herstellung. | |
DE3768338D1 (de) | Zusammensetzung, verfahren zur deren herstellung und schichtstoff. | |
DE3482943D1 (de) | Katheter und verfahren zur herstellung. | |
DE3581765D1 (de) | Elektrochemisches verfahren und vorrichtung zur herstellung. | |
DE3683466D1 (de) | Verfahren zur kontinuierlichen herstellung von propylen-ethylen-blockcopolymeren. | |
DE3674752D1 (de) | Alpha, alpha-trehalose-derivat und verfahren zur herstellung davon. | |
DE3671897D1 (de) | Deoxyadenosinphosphat-verbindungen und verfahren zur herstellung und anwendung. | |
DE3668254D1 (de) | Chip-widerstand und verfahren zur herstellung. | |
DE3579641D1 (de) | Verfahren und vorrichtung zur kontinuierlichen herstellung von alkoxypolysiloxanen. | |
PT80637A (de) | Saatgupellets und verfahren zur herstellung von solchen | |
DE3682959D1 (de) | Bipolarer transistor mit heterouebergang und verfahren zu seiner herstellung. | |
DE3686444D1 (de) | N-fluorpyridiniumsalz und verfahren zur herstellung. | |
DE3777141D1 (de) | Mikrokapseln und verfahren zur herstelllung. | |
DE3676099D1 (de) | Bipolartransistor mit heterouebergang und verfahren zur herstellung desselben. | |
DE3681803D1 (de) | Folienartige struktur und verfahren zur herstellung derselben. | |
DE3587364D1 (de) | Feldeffekttransistor mit selbstjustierter torelektrode und verfahren zu seiner herstellung. | |
DE3576746D1 (de) | Geraet und verfahren zur herstellung von vervielfaeltigungen mit erwuenschten brandzonen. | |
DE3673563D1 (de) | Sauerstoffuehlerelement und verfahren zum herstellen desselben. | |
DE3684511D1 (de) | Verfahren zur herstellung von l-threonin und l-isoleucin. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: UNITED MODULE CORP., LOS ALTOS, CALIF., US |