DE19983213T1 - Detektor für einen abnormalen Takt und Erfassungsvorrichtung für einen abnormalen Takt - Google Patents
Detektor für einen abnormalen Takt und Erfassungsvorrichtung für einen abnormalen TaktInfo
- Publication number
- DE19983213T1 DE19983213T1 DE19983213T DE19983213T DE19983213T1 DE 19983213 T1 DE19983213 T1 DE 19983213T1 DE 19983213 T DE19983213 T DE 19983213T DE 19983213 T DE19983213 T DE 19983213T DE 19983213 T1 DE19983213 T1 DE 19983213T1
- Authority
- DE
- Germany
- Prior art keywords
- clock
- clock detector
- clk2b
- abnormal clock
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000002159 abnormal effect Effects 0.000 title abstract 3
- 108010032363 ERRalpha estrogen-related receptor Proteins 0.000 abstract 2
- 101000851696 Homo sapiens Steroid hormone receptor ERR2 Proteins 0.000 abstract 2
- 102100036832 Steroid hormone receptor ERR1 Human genes 0.000 abstract 2
- 102100036831 Steroid hormone receptor ERR2 Human genes 0.000 abstract 2
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 abstract 1
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 abstract 1
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 abstract 1
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/19—Monitoring patterns of pulse trains
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. by varying supply voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10/130633 | 1998-05-13 | ||
JP13063398 | 1998-05-13 | ||
PCT/JP1999/002405 WO1999059051A1 (fr) | 1998-05-13 | 1999-05-10 | Dispositif et appareil pour detecter une defaillance d'horloge |
Publications (2)
Publication Number | Publication Date |
---|---|
DE19983213T1 true DE19983213T1 (de) | 2001-05-31 |
DE19983213B4 DE19983213B4 (de) | 2006-02-09 |
Family
ID=15038923
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19983213T Expired - Lifetime DE19983213B4 (de) | 1998-05-13 | 1999-05-10 | Detektorvorrichtung zum Erfassen abnormaler Takte |
Country Status (5)
Country | Link |
---|---|
US (1) | US6333646B1 (de) |
JP (1) | JP3827947B2 (de) |
KR (1) | KR100363816B1 (de) |
DE (1) | DE19983213B4 (de) |
WO (1) | WO1999059051A1 (de) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3489560B2 (ja) * | 2000-11-10 | 2004-01-19 | 日本電気株式会社 | クロック断検出回路 |
US6563346B2 (en) * | 2000-12-13 | 2003-05-13 | International Business Machines Corporation | Phase independent frequency comparator |
EP1333579B1 (de) * | 2002-01-30 | 2013-03-13 | Infineon Technologies AG | Einrichtung zur Erkennung eines Taktsignalausfalls |
US6593801B1 (en) | 2002-06-07 | 2003-07-15 | Pericom Semiconductor Corp. | Power down mode signaled by differential transmitter's high-Z state detected by receiver sensing same voltage on differential lines |
JP3838972B2 (ja) * | 2002-12-25 | 2006-10-25 | Necエレクトロニクス株式会社 | 周波数検出回路及びデータ処理装置 |
US7310396B1 (en) * | 2003-03-28 | 2007-12-18 | Xilinx, Inc. | Asynchronous FIFO buffer for synchronizing data transfers between clock domains |
US7107393B1 (en) * | 2003-03-28 | 2006-09-12 | Xilinx, Inc. | Systems and method for transferring data asynchronously between clock domains |
JP5199392B2 (ja) * | 2008-12-08 | 2013-05-15 | パナソニック株式会社 | システムクロック監視装置およびモータ制御システム |
WO2011052112A1 (ja) * | 2009-10-29 | 2011-05-05 | パナソニック株式会社 | システムクロック監視装置およびモータ制御システム |
JP5616138B2 (ja) | 2010-06-17 | 2014-10-29 | パナソニック株式会社 | ステッピングモータ駆動装置 |
US8643410B1 (en) * | 2012-09-02 | 2014-02-04 | Freescale Semiconductor, Inc. | System for compensating for variations in clock signal frequency |
JP6101648B2 (ja) * | 2014-02-20 | 2017-03-22 | 株式会社日立製作所 | 異常発信検知装置及び方法 |
US9645602B2 (en) * | 2015-09-23 | 2017-05-09 | Qualcomm Incorporated | Frequency sensor for side-channel attack |
JP2017199104A (ja) | 2016-04-26 | 2017-11-02 | ソニー株式会社 | 半導体装置および半導体装置の制御方法 |
US10379927B2 (en) * | 2016-11-01 | 2019-08-13 | Xilinx, Inc. | Programmable clock monitor |
KR101876356B1 (ko) * | 2017-05-08 | 2018-07-09 | 현대오트론 주식회사 | 에러 검출 회로, 그것을 포함하는 차량 전자제어 시스템 및 그것의 동작 방법 |
JP2020010207A (ja) | 2018-07-10 | 2020-01-16 | セイコーエプソン株式会社 | 発振器、電子機器及び移動体 |
JP2020010208A (ja) | 2018-07-10 | 2020-01-16 | セイコーエプソン株式会社 | 発振器、電子機器及び移動体 |
CN109799870B (zh) * | 2018-12-29 | 2021-03-05 | 深圳云天励飞技术有限公司 | 一种时钟控制电路及控制方法 |
CN114338463B (zh) * | 2021-12-31 | 2023-05-16 | 武汉为德股权投资合伙企业(有限合伙) | 基于脉冲收缩延时链的安全检测电路、设备及检测方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6235930A (ja) * | 1985-08-09 | 1987-02-16 | Fujitsu Ltd | クロツク診断方式 |
JPS63191411A (ja) | 1987-02-04 | 1988-08-08 | Fujitsu Ltd | クロツク断検出回路 |
JPH01319325A (ja) * | 1988-06-21 | 1989-12-25 | Hitachi Commun Syst Inc | クロック断監視回路 |
JPH04130508A (ja) * | 1990-09-20 | 1992-05-01 | Fujitsu Ltd | クロック断監視回路 |
JPH04306930A (ja) * | 1991-04-04 | 1992-10-29 | Seiko Epson Corp | クロック異常検出器 |
JPH05324118A (ja) * | 1992-05-21 | 1993-12-07 | Fujitsu Ltd | 自動クロック切り替え方式およびその回路 |
JPH05336095A (ja) | 1992-06-03 | 1993-12-17 | Fujitsu Ltd | 網同期装置のクロック周波数監視方法 |
JP2538762B2 (ja) | 1994-05-23 | 1996-10-02 | 福島日本電気株式会社 | クロック断検出回路 |
JP3302513B2 (ja) | 1994-08-22 | 2002-07-15 | 沖電気工業株式会社 | 位相同期回路の異常検出方式 |
JPH08223071A (ja) * | 1995-02-08 | 1996-08-30 | Sony Corp | 送信機及び送受信機 |
JPH09244761A (ja) | 1996-03-11 | 1997-09-19 | Oki Electric Ind Co Ltd | クロック異常検出回路 |
JPH09292928A (ja) * | 1996-04-26 | 1997-11-11 | Toyo Commun Equip Co Ltd | クロック信号源の監視装置 |
JP3033520B2 (ja) * | 1997-05-13 | 2000-04-17 | 日本電気株式会社 | クロック抽出回路 |
-
1999
- 1999-05-10 JP JP2000548795A patent/JP3827947B2/ja not_active Expired - Fee Related
- 1999-05-10 DE DE19983213T patent/DE19983213B4/de not_active Expired - Lifetime
- 1999-05-10 WO PCT/JP1999/002405 patent/WO1999059051A1/ja active IP Right Grant
- 1999-05-10 KR KR1020007012677A patent/KR100363816B1/ko not_active Expired - Fee Related
-
2000
- 2000-11-03 US US09/705,082 patent/US6333646B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE19983213B4 (de) | 2006-02-09 |
WO1999059051A1 (fr) | 1999-11-18 |
KR20010043557A (ko) | 2001-05-25 |
JP3827947B2 (ja) | 2006-09-27 |
KR100363816B1 (ko) | 2002-12-11 |
US6333646B1 (en) | 2001-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE19983213T1 (de) | Detektor für einen abnormalen Takt und Erfassungsvorrichtung für einen abnormalen Takt | |
US6175603B1 (en) | System for managing signals in different clock domains and a programmable digital filter | |
DE60003378D1 (de) | System und verfahren zur erzeugung von slavetaktsignalen für synchrone datenübertragungsnetzwerke | |
ATE349803T1 (de) | Frequenzdetektor zur verriegelung | |
GB2332965A (en) | Multiple data rate synchronous DRAM for enhancing data transfer speed | |
US20230259158A1 (en) | Low overhead mesochronous digital interface | |
KR100245077B1 (ko) | 반도체 메모리 소자의 딜레이 루프 럭크 회로 | |
US10177747B2 (en) | High resolution capture | |
CN209842446U (zh) | 一种数字频率合成芯片全相参信号源电路 | |
CN107222210A (zh) | 一种可由spi配置数字域时钟相位的dds系统 | |
US6337649B1 (en) | Comparator digital noise filter | |
ATE259121T1 (de) | Resynchronisierer mit taktsignal von bitteilen für hochgeschwindigkeitsnachrichtenübertragungssyst m | |
US7724044B1 (en) | Digital multiplexor with multiple switching modes | |
TWI887986B (zh) | 具備改良性能的鎖相迴路與相關方法 | |
US20050104637A1 (en) | System and method for synchronizing divide-by counters | |
JPS6324409A (ja) | パルスエッジ一致検出装置 | |
Yamaguchi et al. | Testing clock distribution circuits using an analytic signal method | |
JPH01151349A (ja) | Dtmf回路 | |
SU1188882A1 (ru) | Резервированный делитель частоты | |
SU1683173A1 (ru) | Преобразователь асинхронной импульсной последовательности в двоичный код | |
SU1533001A1 (ru) | Делитель частоты | |
RU97101151A (ru) | Устройство обнаружения сигналов с программной перестройкой рабочей частоты | |
KR980006918A (ko) | 50% 듀티 사이클 데이타 발생기(50% Duty Cycle Data Generator) | |
JPS5451710A (en) | Bit phase synchronizing circuit | |
SU1649683A1 (ru) | Детектор частотно-манипулированного сигнала |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8364 | No opposition during term of opposition | ||
8320 | Willingness to grant licences declared (paragraph 23) | ||
R071 | Expiry of right |