CN2735500Y - Device for measuring loading/unloading speed of read/write head - Google Patents
Device for measuring loading/unloading speed of read/write head Download PDFInfo
- Publication number
- CN2735500Y CN2735500Y CN 200420064419 CN200420064419U CN2735500Y CN 2735500 Y CN2735500 Y CN 2735500Y CN 200420064419 CN200420064419 CN 200420064419 CN 200420064419 U CN200420064419 U CN 200420064419U CN 2735500 Y CN2735500 Y CN 2735500Y
- Authority
- CN
- China
- Prior art keywords
- read
- write head
- controller
- output
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000005259 measurement Methods 0.000 claims description 7
- 230000008676 import Effects 0.000 claims description 2
- 230000007246 mechanism Effects 0.000 abstract description 4
- 230000008859 change Effects 0.000 abstract description 3
- 238000012546 transfer Methods 0.000 description 35
- 238000000034 method Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 8
- 238000012360 testing method Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 229940074869 marquis Drugs 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- VBUNOIXRZNJNAD-UHFFFAOYSA-N ponazuril Chemical compound CC1=CC(N2C(N(C)C(=O)NC2=O)=O)=CC=C1OC1=CC=C(S(=O)(=O)C(F)(F)F)C=C1 VBUNOIXRZNJNAD-UHFFFAOYSA-N 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Images
Landscapes
- Moving Of Head For Track Selection And Changing (AREA)
Abstract
The utility model discloses a device for measuring the speed of the read / write head of a hard disk drive, and wherein the moving mechanism of the hard disk drive comprises a coil. The utility model is composed of (1) a controller which outputs a digit signal as the input signal of a first component, and the first component outputs a reference voltage as a response; (2) a second component which responds the voltage output of the coin and the reference voltage, and the differential value between the measured coil voltage and the reference voltage are used as an output; (3) a third component which responds the measured value of the differential value, the third component outputs a first / second value if the coil voltage is greater / lower than the reference voltage, and the output of the third component is used as the input of the controller. Wherein, when observing the change of the output of the third component, the controller executes a searching algorithm to change the digit signal and provide the estimated value of the voltage of the coil, and the estimated value is used as the measured value of the speed of the read / write head.
Description
Technical field
The utility model relates to a kind of device of measuring the load/unload speed of read/write head.
Background technology
As known in the art, most of small-sized (form factor) hard disk drive utilizes a slope (ramp) load/unload program, by rotation read/write head arm (arm) read/write head is moved down along a slope, (promptly be put into the position of read/write hard disk) read/write head is downloaded on the hard disk.In addition, as known in the art, when finishing after the data access of hard disk, rotation read/write head arm unloads read/write head so that read/write head moves up along this slope from hard disk.
For guaranteeing the long-term reliability of hard disk drive, should control the load/unload of above-mentioned read/write head on this slope, in order to avoid damage hard disk and read/write head.Usually, this relates to the use servo-control system, and this servo-control system attempts to keep the load/unload speed of read/write head on the track of the best.Therefore, this wherein needs to measure the speed of read/write head in the load/unload process.
As everyone knows, the motion of read/write head is by electric current being applied on the voice coil loudspeaker voice coil magnet (" VCM "), the read/write head arm being rotated produce.Measure the art methods of read/write head speed, need to use digital to analog converter to measure back electromotive force (back-EMF) voltage that in VCM, generates usually.As everyone knows, VCM back electromotive force (back-EMF) is proportional with the angular velocity of VCM, and this just provides the method for measuring read/write head speed.The problem of these art methods is them: (a) circuit is very complicated usually; And (b) require to reserve on the printed circuit board (PCB) additional space.Therefore, art methods causes the hard disk drive cost to increase.
In view of top described, need badly and overcome top one or more problems of the prior art.
The utility model content
In order to solve above-mentioned prior art problems and deficiency, the purpose of this utility model is to provide a kind of device that can be used for measuring hard disk drive read/write head load/unload speed, and wherein, the hard disk drive that contains coil produces motion.This device comprises:
The read/write head arm, drive the hard disk drive motion of read/write head arm motion, controller (100), described hard disk drive motion comprises voice coil loudspeaker voice coil magnet, applying current impulse on the described voice coil loudspeaker voice coil magnet drives described read/write head arm and moves, after being applied to the current impulse decay on the described voice coil loudspeaker voice coil magnet, described voice coil loudspeaker voice coil magnet produces back-emf voltage, and it is characterized in that: the device of described measurement read/write head load/unload speed also includes: the resistor that is connected with described controller (100), circuit unit (110), differential amplifier (130) and comparer (140);
After described controller (100) outputs signal to described resistor, the output terminal of described resistor produces a reference voltage, described reference voltage with after summing point (120) summation, import described amplifier (130) from the output voltage of described circuit unit (110); The output of described amplifier (130) is as the plus end input of described comparer (140), and the output of described comparer (140) is as the input of controller (100).
Wherein said resistor can be for one or more.
Wherein said first assembly comprises the digital to analog converter with one or more inputs, and the output of described digital to analog converter is used as the input of resistor.
Adopt the invention technical scheme, because it adopts controller to carry out searching algorithm, change one or more digital signals of input, the output of monitoring comparer simultaneously changes the digital estimated value that the speed that is used to measure read/write head is provided, its circuit structure is simple, and cost is low, measures accurately, and so need be on printed circuit board (PCB) not extra spacing is conserve space.
Description of drawings
Fig. 1 represents that one measures the block diagram of read/write head speed device, and this device is made according to one or more embodiment of the present utility model;
Fig. 2 represents the process flow diagram according to the algorithm of one or more embodiment establishments of the present utility model, and this algorithm is carried out by the controller of device shown in Figure 1, and this algorithm is used to provide the measured value of read/write head speed;
Fig. 3 represents the process flow diagram according to the algorithm of one or more alternatives establishments of the present utility model, by one according to one or more alternatives of the present utility model, and having used the controller of the digital to analog converter (" DAC ") of N position to carry out this algorithm, this algorithm is used to provide the measured value of read/write head speed;
Fig. 4 represents to be used for to make the circuit diagram of one or more embodiment of device shown in Figure 1;
Fig. 5 represents the process flow diagram according to the algorithm of one or more embodiment making of the present utility model, and this algorithm makes read/write head speed near predetermined read/write head velocity amplitude, just, and target velocity; And
Fig. 6 represents the block diagram of the device of the algorithm shown in the execution graph 5, and this device is made according to one or more embodiment of the present utility model.
Embodiment
Below will and be described further in conjunction with the accompanying drawings with embodiment of the present utility model.
The measurement mechanism of one or more embodiment of the present utility model, when hard drive read/write head (a) by when a slope is downloaded on the hard disk; Or (b) when hard disk is unloaded on this slope, this measurement mechanism is in order to measure read/write head speed.As everyone knows, read/write head is attached on the read/write head arm, and this read/write head arm is driven by a hard disk drive motion, and this hard disk drive motion comprises the coil that is commonly referred to voice coil loudspeaker voice coil magnet (" VCM ").According to this structure, read/write head is from rotating from the fixing distance of a fulcrum.We also know, for making the read/write head motion, current impulse are applied on the VCM, and this current impulse makes the read/write head arm begin to move.After the current impulse decay, the read/write head arm continues to move (because inertia), because this motion will generate back electromotive force (back-EMF) voltage in VCM.We know that the angular velocity of the back electromotive force of VCM (back-EMF) voltage and VCM is proportional, thereby, proportional with the linear velocity of hard disk drive/writing head.Therefore, the measured value of read/write head speed can be provided with VCM back electromotive force (back-EMF) voltage.
What Fig. 1 represented is the block diagram of the measurement mechanism 1000 of read/write head speed, and this device 1000 is according to one or more embodiment mades of the present utility model.Suppose that device 1000 utilizes V
DThe measurement bandwidth, V
D/ 2 is the intermediate value of bandwidth.As shown in Figure 1, controller 100 produces N+1 digital signal or output signal: GPIO (0) arrives GPIO (N), and digital signal or output signal GPIO (0) are arrived GPIO (N) as the input of resistor R (0) to R (N).According to one or more embodiment of the present utility model, controller 100 can be the microcontroller in the hard disk drive, and more particularly, controller 100 can be digital signal processor (" DSP ").According to one or more these embodiment of the present utility model, can with but be not limited to the general purpose I of DSP/O output, provide digital signal or output signal GPIO (0) to GPIO (N).In addition, suppose select for use GPIO (0) to GPIO (N) and R (0) to R (N), so that self-resistance device R (0) will be to V from 0 to the voltage output range (just by changing the resulting scope of signal value of GPIO (0) to GPIO (N)) of R (N)
D, and mid point is at V
D/ 2.
Further as shown in Figure 1, (after driving the cephalomotor current attenuation of read/write) back electromotive force (back-EMF) of generating in VCM is used as circuit unit 110 at input port 110
1(positive input) and input port 110
2The input of (negative input), wherein circuit unit 110 amplifies by unit, and output signal V
Back=V
D/ 2+VCM back electromotive force.Any making circuit unit 110 that can utilize the assembly of commercial easy acquisition and utilize several different methods known to a person of ordinary skill in the art.
Further as shown in Figure 1, at summing point 120, (be V from the output of circuit unit 110
Back) to deduct from resistor R (0) to the output of R (N) (be V
Ref), add V
D/ 2, and with input (that is, the input=V of amplifier 130 of this difference as amplifier 130
Back-V
Ref+ V
D/ 2).Can be easy to recognize as those of ordinary skill in the art, use amplifier 130 to come conditioning signal and suitable voltage level is provided.Then, will export the input of the plus end of device 140 as a comparison from the difference of the amplification of amplifier 130, and with V
D/ 2 inputs of the negative terminal of device 140 as a comparison.Then, be used as the input of controller 100 from the output 150 of comparer 140.Understand easily, if V
Back-V
Ref+ V
D/ 2<V
D/ 2, then exporting 150 is 0, and V
Back-V
Ref+ V
D/ 2>V
D/ 2, then export 150 and be: such as but not limited to 1.Can utilize the commercial assembly that is easy to obtain, and utilize known to those skilled in the art a plurality of methods any one make amplifier 130 and comparer 140.
According to one or more embodiment of the present utility model, resistor R (0) has resistance value R (i)=2 to R (N)
i* R.Therefore, the numeral input by will having predetermined voltage level (0 or V) is as the input of resistance R (0) to R (N), can have 2 from resistor R (0) to the voltage output of R (N)
N+1Individual different value.As will be described in detail below, and according to one or more embodiment of the present utility model, device 1000 provides has 2
N+1The measured value of the speed of the read/write head of resolution.
Fig. 2 represents the algorithm flow chart according to one or more embodiment making of the present utility model, carries out these algorithms by the controller 100 of device 1000, and uses this algorithm that a measured value of read/write head speed is provided.According to one or more embodiment of the present utility model, this algorithm is the scale-of-two searching algorithm.
As shown in Figure 2, in the unit 400, controller 100 is set to 0 with each numeral output GPIO (0) to GPIO (N).Transfer control to unit 410 then.
In the unit 410, controller 100 output GPIO (0) wait for device 1000 ready (settle) to GPIO (N).Transfer control to unit 420 then.
In the unit 420, controller 100 is provided with the logic inverse value that equals digital state value Comparator State with digital state variable TargetState, and wherein Comparator State is corresponding to the output 150 from comparer 140 shown in Figure 1.According to one or more embodiment of the present utility model, (a) as GPIO (0) during to each numeral output of GPIO (N)=0, if VCM is back electromotive force<V
Ref, then Comparator State has the first digital state value (such as but not limited to 0); And (b), as GPIO (0) during to each numeral output of GPIO (N)=0, if VCM is back electromotive force>V
Rer, then Comparator State has second digital value (such as but not limited to 1).Above-mentioned then algorithm is carried out the scale-of-two retrieval with decision VCM back electromotive force.Transfer control to 430 then.
In the unit 430, controller 100 is provided with N and equals measuring skew bit number.According to one or more these embodiment of the present utility model, this will determine the resolution of velocity survey.Transfer control to unit 400 then, the circulation of beginning scale-of-two retrieval.
In the unit 440, controller 100 is arranged to voltage corresponding to logical one with GPIO (N), promptly is that N general output digital signal is arranged to logical one, and remaining numeral output then keeps the value before their.Notice that the scale-of-two retrieval is to begin and down to least significant bit (LSB) from highest significant position.Transfer control to unit 450 then.
In the unit 450, controller 100 waits for that devices 1000 are ready.Transfer control to unit 460 then.
At identifying unit 460, controller 100 judges whether Comparator State (that is, output state 150) equals TargetState.In fact, this decision V
RefWhether enough big so that VCM back-emf signal and V
RefBetween difference reindexing.If transfer control to unit 470, otherwise transfer control to unit identifying unit 480.
In the unit 470, controller 100 is arranged to equal 0 with GPIO (N).In fact, V
RefToo big, with V
RefBe reduced to the value before unit 440 increases.Transfer control to unit 480 then.
At identifying unit 480, controller 100 judges whether N equals 0.If transfer control to unit 500, otherwise transfer control to unit 490.
In the unit 490, controller 100 is provided with N=N-1.Then, transfer control to unit 440 to continue retrieval.
In the unit 500, controller 100 carries out following conversion: will ((span that is provided to GPIO (N) by GPIO (0), promptly 2
N+1)/2 deduct the value to GPIO (N) representative by GPIO (0)) convert voltage to, and this voltage be multiply by proportionality constant, so that this voltage transitions is become speed; This proportionality constant can such as but not limited to magnet strength, coil turn or the like, be determined as usual by those of ordinary skill in the art based on specific drive characteristics, not need excessive test.
One or more alternative of the present utility model, by with single resistor and N position DAC (digital to analog converter), the addition resistor R (0) that replaces device 1000 shown in Figure 1 is made to R (N).According to one or more such embodiment: (a) N of self-controller 100 numeral exported input as N position DAC in the future; (b) will be used as the input of resistor from the output voltage of N position DAC; And (c) output voltage (V of self-resistance device in the future
Ref) as the input of the summing point 120 of device 1000 shown in Figure 1.
Fig. 3 represents the algorithm flow chart according to one or more embodiment making of the present utility model, according to of the present utility model one or more alternatives of utilizing N position DAC, carry out this algorithm by controller, and use this algorithm that a measured value of read/write head speed is provided.In fact, this algorithm is the scale-of-two retrieval.
As shown in Figure 3, in the unit 1400, controller 100 is arranged to equal 2 with d
(N-1), D=d, and DAC=0, wherein: (a) D is the output from this algorithm; (b) DAC is the output voltage from N position DAC; And (c) d represents the N bit digital input of N position DAC.Then, transfer control to unit 1410.
In the unit 1410, after controller 100 is applied to N position DAC with input, wait for that device 1000 is ready.Transfer control to unit 1420 then.
In the unit 1420, controller 100 is arranged to equal the logic inverse value of digital state value Comparator State with digital state variable TargetState, and wherein ComparatorState is corresponding to the output 150 from comparer 140 shown in Figure 1.Algorithm before similar is carried out the value of this algorithm search N position DAC, and this value makes Comparator State be set to 0 o'clock initial value from DAC and changes.Transfer control to unit 1430 then.
In the unit 1430, controller 100 is arranged to equal the DAC bit number with N.According to one or more such embodiment of the present utility model, this will determine the resolution of velocity survey.The circulation of 1440 beginnings from the unit is transferred in control.
In the unit 1440, controller 100 is provided with DAC=D and UP=+1.Transfer control to unit 1450 then.
In the unit 1450, controller 100 waits for that devices 1000 are ready.Then, transfer control to unit 1460.
At identifying unit 1460, controller 100 judges whether Comparator State (that is digital output state 150) equals TargetState.In fact, whether this is to determine to deduct enough big amount so that it and V from the VCM back-emf signal
RefBetween difference reindexing.If, transfer control to unit 1470, otherwise, transfer control to identifying unit 1480.
In the unit 1470, controller 100 is provided with UP and equals-1.In fact, deduct too much, return and reset the quantity that deducts, return again to deduct less a little amount from the VCM back-emf signal.Transfer control to identifying unit 1480 then.
At identifying unit 1480, controller 100 judges whether N equals 0.If transfer control to unit 1500, otherwise transfer control to unit 1490.
In the unit 1490, controller 100 is provided with N=N-1, d=d/2, D=D+ (UP*d).Transfer control to unit 1440 then.
In the unit 1500, controller 100 is done following conversion: ((span that is provided by DAC)/2 deduct the value of representing with D) converted to voltage, again this voltage be multiply by a proportionality constant this voltage transitions is become speed, this proportionality constant can be by those of ordinary skill in the art based on specific drivers ' characteristics, such as but not limited to the intensity of magnet, number of turn of coil or the like, determine as usual, do not need excessive test.
Fig. 4 represents to be used for the circuit diagram of one or more embodiment of the device 1000 shown in the construction drawing 1.As shown in Figure 1, come self-controller (for ease of understanding the utility model, not shown in Fig. 4) numeral output GPIO (0) be used as the input of resistor R (0) to GPIO (N) to R (N), be used as the input of total chalaza 120 to the output of R (N) from resistor R (0).
Shown in Fig. 4 was further, the input (being the VCMP of VCM back electromotive force) of holding from VCM " just " was used as terminal 110
1Input, by a resistor adjustment, be increased to V there at summing point 121
D/ 2, and as the input of the negative terminal of differential amplifier 135.Shown in Fig. 4 was further, the input (being the VCMN of VCM back electromotive force) of holding from VCM " bearing " was used as terminal 110
2Input, by a resistor adjustment, be added to V there
Ref(below will describe), and as the input of the negative terminal of differential amplifier 135.As above in conjunction with Figure 1, V
RefBe to receive with numeral output GPIO (0) to the input of the form of GPIO (N), origin self-resistance device R (0) determines to the output of R (N).
Shown in Fig. 4 is further, be used as the input of the anode of comparer 145 from the output of differential amplifier 135.At last, as further shown in Figure 4, V
D/ 2 are used as the negative terminal input of comparer 140.
As top with reference to as described in the figure 1, if V
Back-V
Ref+ V
D/ 2<V
D/ 2, be 0 from the output 150 of comparer 145, if V
Back-V
Ref+ V
D/ 2>V
D/ 2, then export 150 and be V
D(, being not limited to this) as example.Can utilize any one making differential amplifier 135 and comparer 145 of the known a plurality of suitable assemblies of those of ordinary skill in the art.
Fig. 5 represents the algorithm flow chart according to one or more embodiment establishments of the present utility model, can carry out these algorithms by the controller 9000 such as but not limited to device shown in Figure 6 2000.This algorithm is a feedback of utilizing the measurement of read/write head speed, makes read/write head near predetermined read/write head speed, the i.e. feedback control algorithm of target velocity.As what can be readily appreciated that from Fig. 6, device 2000 comprises device shown in Figure 1 1000, and has increased vcm current driver 910.To this embodiment, only use resistor R shown in Figure 1 (0).
As shown in Figure 5, in the unit 700, controller 900 output GPIO (0) are so that generate desired value corresponding to read/write head speed, i.e. the reference voltage level of target velocity.Control is sent to unit 710 then.
In the unit 710, controller 9000 waits for that circuit are ready.Control is sent to unit 720 then.
In the unit 720, the controller 900 vcm current drivers 910 of stopping using.Transfer control to unit 730 then.
In the unit 730, controller 900 waits for that circuit come from the recovering state of the vcm current driver 910 of stopping using.Transfer control to unit 740 then.
In the unit 740, controller 900 sampling Comparator State (for example, shown in Figure 6 digital output status signal 950) from comparer 940.Transfer control to identifying unit 750 then.
At identifying unit 750, whether controller 900 judges whether to be lower than reference voltage level so that judge the VCM back electromotive force by Comparator State=0.If transfer control to unit 760, otherwise transfer control to unit 770.
In the unit 760, controller 900 is provided with VelocityError=+Vconstant.In fact, the VCM back electromotive force is lower than reference voltage level, more electric current must be applied to VCM and go up so that quicken read/write head.Transfer control to unit 780 then.
In the unit 770, controller 900 is provided with VelocityError=-Vconstant.In fact, the VCM back electromotive force is higher than reference voltage level.Transfer control to unit 780 then.
In the unit 780, controller 900 is provided with ControlOutput=(VelocityError*PROPORTIONALgain)+Integrator.In the utility model, ControlOutput is the magnitude of current that is applied to the acceleration on the VCM or this read/write head that slows down, so that the speed of read/write head is near required target velocity.Can decide suitable Vconstant and PROPORTIONALgain value as usual by those of ordinary skill in the art based on the characteristic and the desired properties of specific driver, not need excessive test.Transfer control to unit 790 then.
In the unit 790, controller 900 activates vcm current drivers 910, and electric current output is arranged to equal ControlOutput.Transfer control to unit 800 then.
In the unit 800, controller 900 is by being provided with Integrator=Integrator+ (VelocityError*INTEGRATORgain) in the hope of the correcting value summation.Can be based on the mechanical property of specific hard disk drive and required performance, test as usual by those of ordinary skill in the art and to decide suitable INTEGRATORgain value, do not need excessive test.
In the unit 810, the schedule time of 910 output currents such as controller 900 drivers such as vcm current such as marquis such as grade.Transfer control to unit 820 then.
At identifying unit 820, controller 900 judges whether asked to stop algorithm.If transfer control to 830 so that withdraw from, otherwise transfer control to unit 720.
Comprise various embodiments of the present utility model although at length illustrated and described at this, those skilled in the art still can derive of the present utility model many other the different embodiment that comprise above-mentioned technical characterictic and technique effect at an easy rate.
Claims (3)
1. one kind is used for the device that hard disk drive is measured the load/unload speed of read/write head, comprise the read/write head arm, drive the hard disk drive motion of read/write head arm motion, controller (100), described hard disk drive motion comprises voice coil loudspeaker voice coil magnet, applying current impulse on the described voice coil loudspeaker voice coil magnet drives described read/write head arm and moves, after being applied to the current impulse decay on the described voice coil loudspeaker voice coil magnet, described voice coil loudspeaker voice coil magnet produces back-emf voltage, and it is characterized in that: the device of described measurement read/write head load/unload speed also includes: the resistor that is connected with described controller (100), circuit unit (110), differential amplifier (130) and comparer (140);
After described controller (100) outputs signal to described resistor, the output terminal of described resistor produces a reference voltage, described reference voltage with after summing point (120) summation, import described amplifier (130) from the output voltage of described circuit unit (110); The output of described amplifier (130) is as the plus end input of described comparer (140), and the output of described comparer (140) is as the input of controller (100).
2. device as claimed in claim 1 is characterized in that, described resistor can be for one or more.
3. device as claimed in claim 2 is characterized in that, described first assembly comprises the digital to analog converter with one or more inputs, and the output of described digital to analog converter is used as the input of resistor.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/687,056 US6894453B2 (en) | 2002-10-22 | 2003-10-16 | Method and apparatus to measure disk drive head load/unload velocity |
US10/687,056 | 2003-10-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN2735500Y true CN2735500Y (en) | 2005-10-19 |
Family
ID=35067582
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200420064419 Expired - Fee Related CN2735500Y (en) | 2003-10-16 | 2004-05-31 | Device for measuring loading/unloading speed of read/write head |
CN 200410084868 Pending CN1681037A (en) | 2003-10-16 | 2004-10-08 | Method and apparatus to measure disk drive head load/unload velocity |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200410084868 Pending CN1681037A (en) | 2003-10-16 | 2004-10-08 | Method and apparatus to measure disk drive head load/unload velocity |
Country Status (1)
Country | Link |
---|---|
CN (2) | CN2735500Y (en) |
-
2004
- 2004-05-31 CN CN 200420064419 patent/CN2735500Y/en not_active Expired - Fee Related
- 2004-10-08 CN CN 200410084868 patent/CN1681037A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN1681037A (en) | 2005-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1241198C (en) | Method and apparatus for data error recovery using defect threshold detector and viterbi gain | |
CN1184632C (en) | Variable gain amplifier with temperature compensation for use in a disk drive system | |
KR101077599B1 (en) | A/d converter, a/d converting method, a/d converting program and control apparatus | |
CN1166052C (en) | Static viterbi detector for channels with time varying constraint codes | |
CN2735500Y (en) | Device for measuring loading/unloading speed of read/write head | |
CN1173356C (en) | Ways to Control Disk Drive Speed | |
CN1612255A (en) | Apparatus using a lengthened equalization target filter with a matched filter metering | |
US20060197488A1 (en) | Circuit and method for controlling motor | |
US7466095B1 (en) | Voice coil motor control system and method using pulse width modulation | |
US6697207B2 (en) | Method and circuit for providing velocity-controlled head loading or unloading | |
CN1300797C (en) | Apparatus and method for controlling head unload operation in disk drive | |
CN1628419A (en) | Analog-digital conversion apparatus | |
CN101064169A (en) | Magnetic disk drive and a loading/unloading method | |
CN1547743A (en) | Data detection for local probe data storage devices | |
US20150036238A1 (en) | Method and apparatus for speed control of voice coil motor retract operation dependent upon available power | |
CN101877570A (en) | Driving circuit and driving method of voice coil motor | |
CN1384966A (en) | Method of driving head, head driving device and drivingapparatus using the same method and device | |
CN1664931A (en) | Data storage device, storage device control method, and disk drive | |
US8724255B1 (en) | Transitioning between modes of control for motor of recording device | |
GB2313680A (en) | Calibrating gain of disk drive servo control system | |
CN1319232A (en) | Extending actuator range through magnetic flux reversal detection | |
US11222658B1 (en) | Power latency control in data storage devices | |
CN1243349C (en) | Disk device | |
US6894453B2 (en) | Method and apparatus to measure disk drive head load/unload velocity | |
US20090058330A1 (en) | Driving a multi-phased motor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |