[go: up one dir, main page]

CN216053096U - 8K image real-time decoding display system - Google Patents

8K image real-time decoding display system Download PDF

Info

Publication number
CN216053096U
CN216053096U CN202122443791.3U CN202122443791U CN216053096U CN 216053096 U CN216053096 U CN 216053096U CN 202122443791 U CN202122443791 U CN 202122443791U CN 216053096 U CN216053096 U CN 216053096U
Authority
CN
China
Prior art keywords
display card
display
image
decoding
real
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202122443791.3U
Other languages
Chinese (zh)
Inventor
张思远
高强
廖东平
苏亮
陈尚锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hunan Boruiji Electronic Technology Co ltd
Original Assignee
Hunan Boruiji Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hunan Boruiji Electronic Technology Co ltd filed Critical Hunan Boruiji Electronic Technology Co ltd
Priority to CN202122443791.3U priority Critical patent/CN216053096U/en
Application granted granted Critical
Publication of CN216053096U publication Critical patent/CN216053096U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Controls And Circuits For Display Device (AREA)

Abstract

The utility model discloses an 8K image real-time decoding display system which comprises a computer mainboard, wherein a first display card and a second display card are installed on the computer mainboard, a synchronous connector is connected between the first display card and the second display card, the first display card is connected with a first image output port, and the second display card is connected with a second image output port. The 8K image real-time decoding and displaying system provided by the utility model adopts a mode that a plurality of conventional NVIDIA display cards work cooperatively, so that the hardware cost, the development difficulty and the development period are effectively reduced, the design process is effectively simplified, the image frame frequency is improved, the defect of output delay is effectively eliminated, the problem of complex calculation is solved by the GPU in the CUDA, and the CPU is subjected to program design and encoding, so that the decoding and displaying of images with other resolutions can be conveniently and flexibly expanded, especially the images with higher resolutions, the decoding real-time performance is high, the delay is low, and the refreshing frame frequency is high.

Description

8K image real-time decoding display system
Technical Field
The utility model belongs to the technical field of image real-time decoding and displaying, and particularly relates to an 8K image real-time decoding and displaying system.
Background
The traditional video decoding display device mainly uses a special digital chip and assists a video decoding chip to jointly complete the video decoding and displaying functions. For example, the utility model patent in china, which announces CN111405290A well, discloses "an 8K video compression code stream decoding processing and display device", the hardware includes a power module, a clock module, a video input module, a video decoding module, a video output module and a system control module, wherein the video input module includes an optical interface input module and a video input cache module, the video decoding module includes a decoding operation module and a DDR4 high-speed video cache module, the video output module includes a video output cache module, an optical interface output module, an HDMI interface output module and a DP interface output module, and the system control module includes an ARM control module and a DDR4 program execution cache module. The decoding and displaying mode through the embedded processing platform has defects and shortcomings, such as complex circuit, high hardware cost, long development period, high difficulty, large product volume and the like. For example, the decoding real-time performance is poor, the delay is high, and the refresh frame rate is low.
Disclosure of Invention
In view of the problems raised by the above background art, the present invention is directed to: the system is used for decoding and displaying the 8K image in real time.
In order to achieve the technical purpose, the technical scheme adopted by the utility model is as follows:
a real-time decoding and displaying system for an 8K image comprises a computer mainboard, wherein a first display card and a second display card are installed on the computer mainboard, a synchronous connector is connected between the first display card and the second display card, the first display card is connected with a first image output port, the second display card is connected with a second image output port, and the first image output port and the second image output port are respectively connected with a first interface and a second interface of a K display;
the first display card and the second display card are NVIDIA display cards with the same model and the same specification;
the first display card and the second display card comprise a CUDA and a DirectX.
Further, the CUDA is a general parallel computing architecture, which can be created into thousands of threads, so that the GPU can solve complex computing problems.
Further, the DirectX can accomplish the segmentation and accurate display of the image.
The utility model has the beneficial effects that: the 8K image real-time decoding and displaying system provided by the utility model adopts a mode that a plurality of conventional NVIDIA display cards work cooperatively, so that the hardware cost, the development difficulty and the development period are effectively reduced, the design process is effectively simplified, the image frame frequency is improved, the defect of output delay is effectively eliminated, the problem of complex calculation is solved by the GPU in the CUDA, and the CPU is subjected to program design and encoding, so that the decoding and displaying of images with other resolutions can be conveniently and flexibly expanded, especially the images with higher resolutions, the decoding real-time performance is high, the delay is low, and the refreshing frame frequency is high.
Drawings
The utility model is further illustrated by the non-limiting examples given in the accompanying drawings;
FIG. 1 is a schematic structural diagram of a real-time decoding and displaying system for 8K images according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a display output structure of a real-time decoding display system for 8K images according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of a parallel decoding structure of an 8K image real-time decoding display system according to an embodiment of the present invention;
the main element symbols are as follows:
the device comprises a first display card 1, a second display card 2, a synchronous connector 3, a first image output port 4 and a second image output port 5.
Detailed Description
In order that those skilled in the art can better understand the present invention, the following technical solutions are further described with reference to the accompanying drawings and examples.
As shown in fig. 1-3, according to the 8K image real-time decoding display system of the present invention, a computer motherboard is provided with a first video card 1 and a second video card 2, a synchronous connector 3 is connected between the first video card 1 and the second video card 2, the first video card 1 is connected to a first image output port 4, the second video card 2 is connected to a second image output port 5, and the first image output port 4 and the second image output port 5 are respectively connected to a first interface and a second interface of an 8K display;
the first display card 1 and the second display card 2 are NVIDIA display cards with the same model and the same specification;
the CUDA and DirectX are included in the first and second graphic cards 1 and 2.
In the embodiment, a first video card 1 and a second video card 2 are installed on a computer mainboard, the first video card 1 and the second video card 2 are bridged through a synchronous connector 3 to complete hardware installation, the installation positions of the first video card 1 and the second video card 2 can be randomly installed, a first image output port 4 and a second image output port 5 are respectively connected with a first interface and a second interface of an 8K display, then a CUDA8.0 SDK development kit is installed under a Windows operating system, a GPU is mixed and programmed through the combination of the CUDA and the DirectX, the image is divided into a plurality of unit images, a corresponding number of processing threads are created, each processing thread completes the decoding of the unit images, so that the decoding duration is greatly reduced, after all threads complete the calculation, the calculation results in a video memory are sent to the first image output port 1 and the second image data port 2 through the DirectX interface, the GPU completes the parallel decoding of the images, the CPU cooperates with the GPU to complete real-time display of the image, decoding of the image is completed in the GPU, image data are stored in the video memory, interaction between the memory and the video memory does not exist, and therefore efficiency is improved.
The preferred CUDA is a general parallel computing architecture that can be created into thousands of threads, enabling the GPU to solve complex computational problems.
DirectX is preferred to be able to accomplish the segmentation and accurate display of the image.
The foregoing embodiments are merely illustrative of the principles of the present invention and its efficacy, and are not to be construed as limiting the utility model. Any person skilled in the art can modify or change the above-mentioned embodiments without departing from the spirit and scope of the present invention. Accordingly, it is intended that all equivalent modifications or changes which can be made by those skilled in the art without departing from the spirit and technical spirit of the present invention be covered by the claims of the present invention.

Claims (3)

1. The utility model provides a real-time display system that decodes of 8K image, includes computer motherboard, its characterized in that: the computer mainboard is provided with a first display card (1) and a second display card (2), a synchronous connector (3) is connected between the first display card (1) and the second display card (2), the first display card (1) is connected with a first image output port (4), the second display card (2) is connected with a second image output port (5), and the first image output port (4) and the second image output port (5) are respectively connected with a first interface and a second interface of an 8K display;
the first display card (1) and the second display card (2) are NVIDIA display cards with the same model and the same specification;
the first display card (1) and the second display card (2) comprise a CUDA and a DirectX.
2. The system for real-time decoding and displaying 8K images according to claim 1, wherein: the CUDA is a general parallel computing architecture, which can be created into thousands of threads, so that the GPU can solve complex computing problems.
3. The system for real-time decoding and displaying 8K images according to claim 2, wherein: the DirectX can complete the segmentation and accurate display of the image.
CN202122443791.3U 2021-10-11 2021-10-11 8K image real-time decoding display system Active CN216053096U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202122443791.3U CN216053096U (en) 2021-10-11 2021-10-11 8K image real-time decoding display system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202122443791.3U CN216053096U (en) 2021-10-11 2021-10-11 8K image real-time decoding display system

Publications (1)

Publication Number Publication Date
CN216053096U true CN216053096U (en) 2022-03-15

Family

ID=80608757

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202122443791.3U Active CN216053096U (en) 2021-10-11 2021-10-11 8K image real-time decoding display system

Country Status (1)

Country Link
CN (1) CN216053096U (en)

Similar Documents

Publication Publication Date Title
CN103888771A (en) Parallel video image processing method based on GPGPU technology
CN114051145B (en) A video compression processing method, device and medium
US12020378B2 (en) Compressed geometry rendering and streaming
CN113286174B (en) Video frame extraction method and device, electronic equipment and computer readable storage medium
CN111080761B (en) Rendering task scheduling method, device and computer storage medium
CN202075970U (en) VGA display drive controller based on FPGA system
CN105321142A (en) Sampling, fault management, and/or context switching via a computer pipeline
CN112235579A (en) Video processing method, computer-readable storage medium and electronic device
CN102214300B (en) Digital signal processor (DSP)-based hand shape recognition system
CN216053096U (en) 8K image real-time decoding display system
CN101515436B (en) Embedded LED display screen control system
CN101567078A (en) Dual-bus visual processing chip architecture
CN203708370U (en) Multipath digital image processing system
CN113038138A (en) Embedded image processing and returning system
WO2022095010A1 (en) Methods and apparatus for rasterization of compute workloads
US20220028155A1 (en) Methods and apparatus for configuring a texture filter pipeline for deep learning operation
US20230040998A1 (en) Methods and apparatus for partial display of frame buffers
CN116263982B (en) Graphics processors, systems, methods, electronic devices and equipment
US11574380B2 (en) Methods and apparatus for optimizing GPU kernel with SIMO approach for downscaling utilizing GPU cache
CN112581575B (en) Texture system is done to outer video
CN103680402B (en) A kind of asynchronous all-colour LED display control program based on LEON3 soft nucleus CPU and control method thereof
CN218240952U (en) ARM-based low-power-consumption aviation domestic graphics processing system
CN206061026U (en) A kind of many dynamic video floating frame systems based on FPGA
US20150123977A1 (en) Low latency and high performance synchronization mechanism amongst pixel pipe units
CN206363326U (en) A kind of machine vision device based on heterogeneous polynuclear framework

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant