[go: up one dir, main page]

CN207116432U - A kind of high voltage LED chip structure of CSP encapsulation - Google Patents

A kind of high voltage LED chip structure of CSP encapsulation Download PDF

Info

Publication number
CN207116432U
CN207116432U CN201720803660.2U CN201720803660U CN207116432U CN 207116432 U CN207116432 U CN 207116432U CN 201720803660 U CN201720803660 U CN 201720803660U CN 207116432 U CN207116432 U CN 207116432U
Authority
CN
China
Prior art keywords
electrode
chip
layer
voltage
type gan
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201720803660.2U
Other languages
Chinese (zh)
Inventor
熊德平
王成民
何苗
赵韦人
冯祖勇
陈丽
雷亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong University of Technology
Original Assignee
Guangdong University of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong University of Technology filed Critical Guangdong University of Technology
Priority to CN201720803660.2U priority Critical patent/CN207116432U/en
Application granted granted Critical
Publication of CN207116432U publication Critical patent/CN207116432U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Led Device Packages (AREA)
  • Led Devices (AREA)

Abstract

本实用新型公开了一种CSP封装的高压LED芯片结构,包括倒装高压LED芯片、荧光胶层、封装基板,所述倒装高压LED芯片焊接在封装基板上,每个高压芯片包含多个子芯片,各子芯片通过隔离深沟槽隔开,所述每个子芯片包含n型GaN、有源层、p型GaN层、电流扩散层,以及位于p型GaN台面上的n电极和p电极,其中n电极通过深沟槽侧壁金属导电层与n型GaN斜面相连,金属导电层与子芯片之间通过绝缘层隔离,各子芯片的n电极和p电极再分别与基板电极焊盘和互连线键合。本实用新型兼具CSP封装体积小和高压芯片电源要求低的优点,可以进一步增加高压芯片的子芯片之间电气连接的可靠性,在同等芯片面积下增加芯片发光层的面积。

The utility model discloses a CSP-packaged high-voltage LED chip structure, which comprises a flip-chip high-voltage LED chip, a fluorescent adhesive layer, and a packaging substrate. The flip-chip high-voltage LED chip is welded on the packaging substrate, and each high-voltage chip includes a plurality of sub-chips. , each sub-chip is separated by an isolation deep trench, and each sub-chip includes an n-type GaN, an active layer, a p-type GaN layer, a current diffusion layer, and an n-electrode and a p-electrode on the p-type GaN mesa, wherein The n-electrode is connected to the n-type GaN slope through the metal conductive layer on the side wall of the deep trench. The metal conductive layer is separated from the sub-chip by an insulating layer, and the n-electrode and p-electrode of each sub-chip are connected to the substrate electrode pad and interconnection respectively. wire bonding. The utility model has the advantages of small CSP packaging volume and low requirement for high-voltage chip power supply, can further increase the reliability of the electrical connection between the sub-chips of the high-voltage chip, and increase the area of the light-emitting layer of the chip under the same chip area.

Description

一种CSP封装的高压LED芯片结构A CSP packaged high voltage LED chip structure

技术领域technical field

本发明涉及一种高压LED芯片的芯片结构,特别是涉及一种CSP封装的高压LED芯片,属于半导体LED芯片制造以及封装领域。The invention relates to a chip structure of a high-voltage LED chip, in particular to a CSP-packaged high-voltage LED chip, which belongs to the field of semiconductor LED chip manufacturing and packaging.

背景技术Background technique

半导体照明发光二极管(LED)具有光效高、寿命长、绿色环保、节约能源等诸多优点,被誉为21世纪新固体光源时代的革命性技术,被称为第四代绿色光源。Semiconductor lighting light-emitting diode (LED) has many advantages such as high luminous efficiency, long life, environmental protection, and energy saving. It is known as a revolutionary technology in the new solid-state light source era in the 21st century, and is called the fourth-generation green light source.

CSP,即芯片级封装器件,是指将封装体积与倒装芯片体积控制至相同或封装体积不大于倒装芯片体积的20%,在LED领域,CSP封装因为体积小,灵活度高,其应用范围越来越广泛。另外,随着LED在照明领域的深入发展,传统的低压LED越来越暴露出固有的弊端,包括驱动电源寿命短、转换效率低,低压LED散热性不好,不能在大电流下工作等,为解决上述问题,近年来高压LED芯片孕育而生,这种高压LED芯片是在同一芯片上集成多个串联的子芯片,这些子芯片是在芯片制造过程中直接就完成的,具有电源要求低、光效高等优点;倒装高压LED芯片将光从衬底蓝宝石上发射出来,封装过程利用共晶焊接方法,将芯片正面的电极与基板上的电极焊盘对准焊接起来,不需要用金线进行电极连接,增加了封装的稳定性,此外,倒装结构的高压LED发光层产生的热量直接传向基板,具有更好的散热效果。因此,CSP封装的高压芯片,既减少了封装的体积,又具有高压LED芯片相比传统低压芯片的优势。CSP, that is, chip-scale packaging device, refers to controlling the package volume and flip chip volume to be the same or the package volume is not greater than 20% of the flip chip volume. In the LED field, CSP packaging is small in size and high in flexibility. Its application The scope is getting wider and wider. In addition, with the in-depth development of LED in the field of lighting, traditional low-voltage LEDs are increasingly exposed to inherent disadvantages, including short life of the driving power supply, low conversion efficiency, poor heat dissipation of low-voltage LEDs, and inability to work under high currents. In order to solve the above problems, high-voltage LED chips have been born in recent years. This high-voltage LED chip integrates multiple sub-chips in series on the same chip. These sub-chips are directly completed during the chip manufacturing process and have low power requirements. , high light efficiency and other advantages; the flip-chip high-voltage LED chip emits light from the substrate sapphire, and the packaging process uses the eutectic welding method to align and weld the electrodes on the front of the chip and the electrode pads on the substrate without using gold. The electrodes are connected by wires, which increases the stability of the package. In addition, the heat generated by the high-voltage LED light-emitting layer of the flip-chip structure is directly transmitted to the substrate, which has a better heat dissipation effect. Therefore, the high-voltage chip packaged by CSP not only reduces the volume of the package, but also has the advantages of high-voltage LED chips compared with traditional low-voltage chips.

在中国发明专利申请公开号为CN 105633240中公开一种CSP封装芯片结构及制作方法,通过利用n型GaN斜坡侧壁形成n电极来减少发光面积的损失,但其仅制作出普通低压CSP封装的LED芯片,制作过程中涉及两次形成斜坡的工艺。In the Chinese Invention Patent Application Publication No. CN 105633240, a CSP packaged chip structure and manufacturing method are disclosed. The loss of light-emitting area is reduced by using n-type GaN slope sidewalls to form n-electrodes, but it only produces common low-voltage CSP packaged chips. For LED chips, the manufacturing process involves two slope-forming processes.

在中国发明专利申请公开号为CN 103855149中公开一种倒装高压发光二极管及制作方法,将子芯片之间的互联在倒装基板上完成,解决由于互连线爬过深沟槽而导致的可靠性变差问题,但垂直结构的子芯片侧面上制作金属导电层,易形成厚度不均匀的金属薄膜,高电流通过时容易造成断路。In the Chinese invention patent application publication number CN 103855149, a flip-chip high-voltage light-emitting diode and its manufacturing method are disclosed. The interconnection between the sub-chips is completed on the flip-chip substrate, which solves the problem caused by the interconnection line crawling through the deep trench. The problem of poor reliability, but the metal conductive layer is made on the side of the sub-chip in the vertical structure, it is easy to form a metal film with uneven thickness, and it is easy to cause an open circuit when high current passes.

发明内容Contents of the invention

本发明的目的在于提供一种CSP封装的高压LED芯片结构及制作方法,解决现有技术中,CSP封装的传统低电压LED暴露出的固有弊端,包括驱动电源寿命短、转换效率低、散热性不好等缺点;同时,提高传统倒装高压LED子芯片之间电气互联的可靠性问题,最大地增加同等芯片面积下的发光层面积。The purpose of the present invention is to provide a CSP-packaged high-voltage LED chip structure and manufacturing method to solve the inherent disadvantages exposed by traditional low-voltage LEDs in CSP packages in the prior art, including short life of the driving power supply, low conversion efficiency, and heat dissipation. At the same time, it improves the reliability of the electrical interconnection between traditional flip-chip high-voltage LED sub-chips, and maximizes the area of the light-emitting layer under the same chip area.

为了实现上述目的,本发明采用如下技术方案:一种CSP封装高压LED芯片及其制作方法,包括倒装高压LED芯片、荧光胶、封装基板,所述倒装高压LED芯片焊接在封装基板上,每个高压芯片包含多个子芯片,各子芯片通过隔离深沟槽隔开,所述每个子芯片包含n型GaN、有源层、p型GaN层、电流扩展层、以及n电极和p电极,所述n电极通过深沟槽侧壁金属导电层与n型GaN斜面相连,金属导电层与子芯片之间通过隔离深沟槽鞋坡上覆盖的绝缘层隔离,各子芯片的n电极和p电极再分别与基板电极焊盘和互连线焊接,荧光胶层位于倒装芯片上侧。In order to achieve the above object, the present invention adopts the following technical solutions: a CSP packaged high-voltage LED chip and its manufacturing method, including a flip-chip high-voltage LED chip, fluorescent glue, and a packaging substrate. The flip-chip high-voltage LED chip is welded on the packaging substrate. Each high-voltage chip includes a plurality of sub-chips, each sub-chip is separated by an isolation deep trench, and each sub-chip includes an n-type GaN, an active layer, a p-type GaN layer, a current spreading layer, and an n-electrode and a p-electrode, The n-electrode is connected to the n-type GaN slope through the metal conductive layer on the side wall of the deep trench, and the metal conductive layer is isolated from the sub-chip by an insulating layer covered on the shoe slope of the isolation deep trench. The n-electrode and the p The electrodes are respectively welded to the electrode pads of the substrate and the interconnection wires, and the fluorescent adhesive layer is located on the upper side of the flip chip.

进一步,金属导电层、n电极、p电极均采用Ag、Ni、Al等导电性和反射性能较好的金属,可以是单层金属结构,也可以采用多层金属结构或它们构成的合金层;Further, the metal conductive layer, the n-electrode, and the p-electrode are all made of Ag, Ni, Al and other metals with good conductivity and reflective properties, which can be a single-layer metal structure, or a multi-layer metal structure or an alloy layer composed of them;

进一步,电流扩散层可以是ITO薄膜,也可以是金属薄膜或其它导电薄膜;Further, the current spreading layer can be an ITO film, or a metal film or other conductive films;

进一步,绝缘层可以是氮化硅、氧化硅、或氮化铝等材料组成,也可以是这些材料的组合或构成的DBR结构;Further, the insulating layer may be composed of silicon nitride, silicon oxide, or aluminum nitride, or may be a combination of these materials or a DBR structure;

进一步,n电极、p电极均位于p型GaN台面上,它们之间电隔离,n电极与电流扩展层之间以绝缘层隔离;Further, both the n-electrode and the p-electrode are located on the p-type GaN mesa, they are electrically isolated, and the n-electrode and the current spreading layer are isolated by an insulating layer;

进一步,封装基板上设置有子芯片之间的电气互联线和电极焊盘;Further, the packaging substrate is provided with electrical interconnection lines and electrode pads between the sub-chips;

进一步,倒装高压LED芯片电极与封装基板电极焊盘和互连线键合后,对衬底进行激光剥离,并在n型GaN上喷涂荧光粉层和保护胶层;Further, after the electrodes of the flip-chip high-voltage LED chip are bonded to the electrode pads of the packaging substrate and the interconnection wires, the substrate is lifted off by laser, and a phosphor layer and a protective adhesive layer are sprayed on the n-type GaN;

进一步,封装基板采用AlN、Si或金属材料,基板材料与基板电极焊盘和互连线之间以绝缘层进行电隔离。Further, the package substrate is made of AlN, Si or metal material, and the substrate material is electrically isolated from the electrode pads and interconnection lines of the substrate by an insulating layer.

附图说明Description of drawings

图1为本发明所述CSP封装的高压LED芯片结构示意图;Fig. 1 is the structural representation of the high-voltage LED chip of CSP package of the present invention;

图2为本发明一实施例中CSP封装的高压LED芯片的制作流程图;Fig. 2 is the fabrication flowchart of the high-voltage LED chip of CSP package in one embodiment of the present invention;

图3为本发明一实施例中高压LED芯片封装前的立体视图;3 is a perspective view of a high-voltage LED chip before packaging in an embodiment of the present invention;

图4-10为本发明所述CSP封装的高压LED芯片制作过程的各步骤结构示意图;4-10 are structural schematic diagrams of each step in the manufacturing process of the CSP-packaged high-voltage LED chip of the present invention;

具体实施方式Detailed ways

为了使本技术领域的人员更好地理解本发明方案,下面根据附图对本发明作更详细的说明。本说明书中公开的所有特征、方法、或步骤,除了相互排斥的特征或步骤外,均可以任何方式组合。本说明书中公开的任一特征,除非特别叙述,均可被其它等效特征加以替换,每个特征只是等效或类似特征中的一个例子,除非有特别叙述。In order to enable those skilled in the art to better understand the solution of the present invention, the present invention will be described in more detail below with reference to the accompanying drawings. All the features, methods, or steps disclosed in this specification can be combined in any way, except for mutually exclusive features or steps. Unless stated otherwise, any feature disclosed in this specification may be replaced by other equivalent features, and each feature is only one example of equivalent or similar features, unless stated otherwise.

参阅图1至图10所示,本发明揭示的一种CSP封装的高压LED芯片结构实施例一,包括:n型GaN层2、有源层3、p型GaN层4、电流扩展层5、隔离深沟槽6、绝缘层7、金属导电层8、n电极9a和p电极9b、封装基板10、基板电极焊盘11以及荧光胶层12。所述隔离深沟槽6把高压芯片外延层分隔成两个或两个以上子芯片,每个子芯片有彼此独立的p电极和n电极,绝缘层7把金属导电层8和p型GaN隔离,所述金属导电层8和p电极9a、n电极9b为Ag、Ni、Al等导电性和反射性能都较好的金属,可以采用单层金属结构,也可以采用多层金属结构;子芯片之间的外侧壁由深隔离沟槽8形成斜坡,并在其上形成绝缘层7,n型GaN层2的斜坡上形成金属导电层8,并沿着斜波上的绝缘层7延伸至p型GaN层4上形成n电极,n电极和p电极分别与基板对应电极焊盘11焊接。高压芯片与基板电极焊盘焊接后,采用激光剥离法把衬底剥离,并在暴露出的n型GaN层2上喷涂荧光粉及保护胶层12。Referring to Fig. 1 to Fig. 10, the first embodiment of a high-voltage LED chip structure in a CSP package disclosed by the present invention includes: an n-type GaN layer 2, an active layer 3, a p-type GaN layer 4, a current spreading layer 5, The deep trench 6, the insulating layer 7, the metal conductive layer 8, the n-electrode 9a and the p-electrode 9b, the packaging substrate 10, the substrate electrode pad 11 and the fluorescent glue layer 12 are isolated. The isolation deep trench 6 separates the high-voltage chip epitaxial layer into two or more sub-chips, each sub-chip has independent p-electrodes and n-electrodes, and the insulating layer 7 isolates the metal conductive layer 8 from the p-type GaN, The metal conductive layer 8 and the p-electrodes 9a and n-electrodes 9b are metals with better conductivity and reflection properties such as Ag, Ni, Al, etc., and can adopt a single-layer metal structure or a multi-layer metal structure; The outer sidewall of the interval is sloped by a deep isolation trench 8, and an insulating layer 7 is formed on it, and a metal conductive layer 8 is formed on the slope of the n-type GaN layer 2, and extends to the p-type along the insulating layer 7 on the slope. An n-electrode is formed on the GaN layer 4 , and the n-electrode and the p-electrode are respectively welded to corresponding electrode pads 11 of the substrate. After the high-voltage chip is welded to the electrode pad of the substrate, the substrate is peeled off by laser lift-off method, and phosphor powder and a protective adhesive layer 12 are sprayed on the exposed n-type GaN layer 2 .

在不脱离本发明精神或必要特性的情况下,可以其它特定形式来体现本发明。应将所述具体实施例各方面仅视为解说性而非限制性。因此,本发明的范畴如随附申请专利范围所示而非如前述说明所示。所有落在申请专利范围的等效意义及范围内的变更应视为落在申请专利范围的范畴内。The present invention may be embodied in other specific forms without departing from the spirit or essential characteristics of the inventions. The aspects of the specific embodiments should be considered as illustrative only and not restrictive. Accordingly, the scope of the invention is indicated by the appended claims rather than by the foregoing description. All changes that fall within the equivalent meaning and scope of the scope of the patent application shall be deemed to fall within the scope of the patent application.

Claims (5)

1.一种CSP封装的高压LED芯片结构,包括高压LED芯片、荧光胶、封装基板,其特征在于,所述LED高压芯片倒装焊接在封装基板上,每个高压芯片包含多个子芯片,各子芯片通过隔离深沟槽隔开,所述每个子芯片包含n型GaN层、有源层、p型GaN层、电流扩展层以及n电极和p电极,其中n电极通过金属导电层延伸到n型GaN斜坡上,此金属导电层通过绝缘层与p型GaN和有源层侧壁隔离;所述n电极和p电极均位于p型GaN上面并电隔离,n电极和p电极与封装基板对应电极焊盘和互联线焊接起来。1. A high-voltage LED chip structure of CSP packaging, comprising a high-voltage LED chip, fluorescent glue, and a packaging substrate, is characterized in that the LED high-voltage chip is flip-chip welded on the packaging substrate, and each high-voltage chip includes a plurality of sub-chips, each The chiplets are separated by isolation deep trenches, and each chiplet includes an n-type GaN layer, an active layer, a p-type GaN layer, a current spreading layer, and an n-electrode and a p-electrode, wherein the n-electrode extends to the n-electrode through the metal conductive layer. On the slope of the GaN-type GaN, the metal conductive layer is isolated from the sidewall of the p-type GaN and the active layer through the insulating layer; the n-electrode and the p-electrode are both located on the p-type GaN and electrically isolated, and the n-electrode and the p-electrode correspond to the packaging substrate Electrode pads and interconnection wires are soldered together. 2.根据权利要求1所述的CSP封装的高压LED芯片结构,其特征在于所述n电极、p电极以及金属导电层采用Ag、Al、Ni三种导电性和反射性能都较好的金属,其采用单层金属结构或多层金属结构。2. the high-voltage LED chip structure of CSP package according to claim 1, it is characterized in that described n electrode, p electrode and metal conductive layer adopt Ag, Al, Ni three kinds of conductivity and reflectivity all better metals, It adopts a single-layer metal structure or a multi-layer metal structure. 3.根据权利要求1所述的CSP封装的高压LED芯片结构,其特征在于所述电流扩散层可以是ITO薄膜,也可以是金属薄膜。3. The CSP-packaged high-voltage LED chip structure according to claim 1, characterized in that the current diffusion layer can be an ITO film or a metal film. 4.根据权利要求1所述的CSP封装的高压LED芯片结构,其特征在于所述绝缘层可以是氮化硅、氧化硅或氮化铝材料组成,也可以是这些材料组合的DBR结构。4. The CSP-packaged high-voltage LED chip structure according to claim 1, characterized in that the insulating layer can be made of silicon nitride, silicon oxide or aluminum nitride, or can be a DBR structure composed of these materials. 5.根据权利要求1所述的CSP封装的高压LED芯片结构,其特征在于剥离衬底后在n型GaN上喷涂形成荧光粉和保护胶层。5. The high-voltage LED chip structure of CSP package according to claim 1, characterized in that phosphor powder and a protective glue layer are formed by spraying on n-type GaN after peeling off the substrate.
CN201720803660.2U 2017-07-05 2017-07-05 A kind of high voltage LED chip structure of CSP encapsulation Expired - Fee Related CN207116432U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201720803660.2U CN207116432U (en) 2017-07-05 2017-07-05 A kind of high voltage LED chip structure of CSP encapsulation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201720803660.2U CN207116432U (en) 2017-07-05 2017-07-05 A kind of high voltage LED chip structure of CSP encapsulation

Publications (1)

Publication Number Publication Date
CN207116432U true CN207116432U (en) 2018-03-16

Family

ID=61575311

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201720803660.2U Expired - Fee Related CN207116432U (en) 2017-07-05 2017-07-05 A kind of high voltage LED chip structure of CSP encapsulation

Country Status (1)

Country Link
CN (1) CN207116432U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107331679A (en) * 2017-07-05 2017-11-07 广东工业大学 A kind of the high voltage LED chip structure and preparation method of CSP encapsulation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107331679A (en) * 2017-07-05 2017-11-07 广东工业大学 A kind of the high voltage LED chip structure and preparation method of CSP encapsulation

Similar Documents

Publication Publication Date Title
CN107331679A (en) A kind of the high voltage LED chip structure and preparation method of CSP encapsulation
TWI284430B (en) High power light emitting diodes
CN102339913B (en) High-voltage LED (Light Emitting Diode) device and manufacturing method thereof
US20070210317A1 (en) High power light emitting device assembly with ESD protection ability and the method of manufacturing the same
JP2011129920A (en) Light emitting element and method of manufacturing the same
CN106981550B (en) Easy-packaging easy-heat-dissipation inverted high-voltage LED chip
CN102446948B (en) Light emitting element
CN102231378B (en) Light-emitting diode (LED) packaging structure and preparation method thereof
CN103855149A (en) Inverted high-voltage light-emitting diode and manufacturing method thereof
CN101359704B (en) Light emitting element and method for manufacturing the same
CN102593113B (en) Light emitting diode packaging structure
CN102820416B (en) Warm white light-emitting diode (LED) and manufacturing method thereof
CN103928577A (en) A packaging method for plate-type LEDs and LEDs packaged by the method
CN105633240B (en) A kind of CSP packaged chip structures and production method
CN207116432U (en) A kind of high voltage LED chip structure of CSP encapsulation
CN104953002A (en) High-voltage and inverted LED (light emitting diode) chip and manufacturing method thereof
CN101740671A (en) Light emitting diode packaging structure
TWM436224U (en)
CN102226995B (en) LED (light-emitting diode) packaging structure and manufacturing method thereof
TWI509849B (en) Light emitting diode package structure
CN100416875C (en) Structure for packaging by using bump and forming method thereof
CN207116465U (en) A kind of easily encapsulation easy heat radiation upside-down mounting high voltage LED chip
TWI467807B (en) Flip chip light-emitting diode
TW201403868A (en) Light-emitting device and the manufacturing method thereof
CN106505136A (en) A quartz glass substrate LED deep ultraviolet flip chip

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180316

Termination date: 20210705