CN202404583U - Signal processing platform based on VPX bus - Google Patents
Signal processing platform based on VPX bus Download PDFInfo
- Publication number
- CN202404583U CN202404583U CN2011205432060U CN201120543206U CN202404583U CN 202404583 U CN202404583 U CN 202404583U CN 2011205432060 U CN2011205432060 U CN 2011205432060U CN 201120543206 U CN201120543206 U CN 201120543206U CN 202404583 U CN202404583 U CN 202404583U
- Authority
- CN
- China
- Prior art keywords
- interface
- fpga
- switch
- general processor
- signal processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 title claims abstract description 67
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 239000004519 grease Substances 0.000 claims description 5
- 229920001296 polysiloxane Polymers 0.000 claims description 5
- 230000005540 biological transmission Effects 0.000 abstract description 7
- 230000008901 benefit Effects 0.000 abstract description 4
- 238000004364 calculation method Methods 0.000 abstract description 3
- 238000000605 extraction Methods 0.000 abstract 1
- 230000003993 interaction Effects 0.000 description 22
- 238000000034 method Methods 0.000 description 9
- 238000010622 cold drawing Methods 0.000 description 8
- 238000004891 communication Methods 0.000 description 8
- 230000002093 peripheral effect Effects 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 5
- 229910052749 magnesium Inorganic materials 0.000 description 5
- 239000011777 magnesium Substances 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 230000002452 interceptive effect Effects 0.000 description 4
- 150000002680 magnesium Chemical class 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 230000010365 information processing Effects 0.000 description 3
- 102220549235 Carboxypeptidase A1_N25Q_mutation Human genes 0.000 description 2
- 101150044561 SEND1 gene Proteins 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000005265 energy consumption Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Bus Control (AREA)
Abstract
The utility model discloses a signal processing platform based on a VPX bus, belonging to the technical field of digital signals processing. The signal processing platform is formed from a multi-core DSP (digital signal processing) array signal processing module, a high-speed board card, a front panel, a cold heat-conducting plate, a locating pin, an extraction tool and a locking device. The utility model provides the high-speed and high-performance multi-core DSP array signal processing platform based on the VPX bus with high transmission bandwidth, small volume and low power consumption. The platform has the advantages of high parallel processing performance, capability of simultaneously performing the fixed-point calculation and floating-point calculation, small volume, low power consumption, flexible external high-speed port and the like.
Description
Technical field
The utility model discloses a kind of signal processing platform, belong to digital signal processing technique field based on the VPX bus.
Background technology
Since the sixties in 20th century, along with computing machine and fast development of information technology, Digital Signal Processing arises at the historic moment and is quickly developed.This technology is widely used in multiple applications such as radar, electronic countermeasure, communication, software radio, Flame Image Process, seismogeology signal analysis.In practical application, can move the prerequisite that complicated flexible processing algorithm and the transmission process ability that possesses big data quantity have become digital information processing system stable operation, and factors such as the robustness of system, real-time, volume, power consumption are also most important.
Existing embedded system platform adopts PCI (Peripheral Component Interconnection more; Peripheral element extension interface) bus or CPCI (Compact Peripheral Component Interconnect; The compact peripheral element extension interface) bus design; Loose contact makes reliability be difficult to guarantee because pci bus connector place under the environmental baseline of many dirt, humidity, vibration is prone to oxidation or obstruction.Though CPCI makes moderate progress on reliability, its transfer rate is restricted.Nowadays, the strong military system platform based on the VPX bus has good prospect, and VPX integrates stability and remarkable EMC (electromagnetic compatibility); Also support operating temperature range widely simultaneously through the cooling integrated scheme.It adopts up-to-date connector art and high speed serialization structure technology; Compatible with PCI e, RapidIO buses such as (PCIe, RapidIO are a kind of of high-speed serial bus agreement); Can solve the problem that bandwidth is not enough, data throughput is not enough; Can carry out the digital signal processing of high capacity, two-forty, improve the bulk density of processor and chip.VPX combines in 6U with these functions, and (size: 233.35mm*160mm) volume is particularly suitable in rugged surroundings realizing the new-type real-time system of unfailing performance.
Aspect the data-handling capacity of processor; Only be means to improve system's dominant frequency; More and more can not satisfy the digital signal processing requirement of current develop rapidly, at present, a standing procedure of computing machine and flush bonding processor industry is under the prerequisite that satisfies the power consumption requirement; Increase processor cores and realize that parallel processing obtains the lifting of system performance, this also makes following IC industry versatility become of crucial importance.
The severe challenge that the innovation and application that faces the future is brought, system needs more how flexible programmable DSP nuclear (digital signal processor), and increases the programmable coprocessor of optimizing.The maximum advantage of multi-core platform is embodied on power consumption and the chip area, and under the processing power of same two-forty big data quantity, required power consumption and chip area can be littler.Another advantage of multi-core platform then is embodied in carries out the efficient aspect; Many kernels are integrated on the single-chip, and sheet internal clock exchange is much fast more than the cascade between a plurality of DSP on the veneer, and speed that can 1/2 dominant frequency is carried out exchanges data; Therefore, brought the faster data signal Processing.Make also that with the outer large storage capacity of sheet the DSP handling property is improved rapidly in the sheet of multi-core DSP simultaneously.
The utility model content
The utility model provides a kind of and has had the transmission bandwidth height, volume is little, low in energy consumption and based on high speed, the high-performance multicore DSP array signal processing platform of VPX bus.It is powerful that this platform also has parallel processing capability, can realize fixed, floating-point operation simultaneously, and volume is little, low in energy consumption, at a high speed to advantages such as collar extension are flexible.
For realizing above-mentioned technical purpose, the technical scheme of the utility model is:
Signal processing platform based on the VPX bus; Comprise electric power system, integrated circuit board and front panel; Also comprise 4 general processors, PLD FPGA, SWITCH switch, storer, connector, gigabit network interface and debugger interface, said integrated circuit board is the 6U normal structure, and electric power system is passed through connector after the power conversion chip conversion; Be respectively general processor, PLD FPGA, SWITCH switch, storer, gigabit network interface and debugger interface power supply is provided; General processor links to each other with debugger interface with PLD FPGA, SWITCH switch, storer, gigabit network interface respectively, and PLD FPGA links to each other with debugger interface with general processor, SWITCH switch, storer, connector respectively, and the SWITCH switch links to each other with PLD FPGA with general processor; Storer links to each other with general processor, PLD FPGA respectively; The gigabit network interface links to each other with general processor, and debugger interface links to each other with PLD FPGA with general processor, and said front panel has 7 perforates; Be respectively 1 group of LED light; 4 network interfaces, 1 SR, 1 debug port that is used to debug, LED light is connected on the FPGA, and 4 network interfaces are connected respectively to 4 general processors; SR is connected to FPGA through the chip that resets, and debug port links to each other with PLD FPGA with general processor through jtag interface.
The said general processor of the utility model is 8 nuclear DSP TMS320C6678, and said connector is 5.
The utility model also comprises the heat conduction cold drawing that is arranged on the integrated circuit board, also is provided with the silicone grease packed layer between said heat conduction cold drawing and the integrated circuit board.
The utility model also comprises the fixed orifice on the integrated circuit board, register pin, driver-extractor, locking device, and said register pin, driver-extractor, locking device are fixed in the printed board through fixed orifice.
The described integrated circuit board of the utility model is the high speed integrated circuit board, and said connector is the highly dense connector of high speed.
Each chip of the utility model, the concrete connection of interface are: electric power system is arranged on the high speed integrated circuit board; General processor, PLD FPGA, SWITCH switch, storer, the highly dense connector of high speed, gigabit network interface and debugger interface; Electric power system is used for the power supply of the highly dense connector of high speed through behind the conversion chip; Offer general processor, PLD FPGA, SWITCH switch, storer, gigabit network interface and debugger interface; General processor is through EMIF interface, RapidIO interface and interface, DDR3 link to each other with debugger interface with PLD FPGA, SWITCH switch, storer, gigabit network interface respectively SPI interface, SGMII interface, jtag interface; PLD FPGA links to each other with debugger interface with general processor, SWITCH switch, storer, the highly dense connector of high speed respectively through EMIF interface, PCIe interface, DDR2 interface, RocketIO interface, jtag interface; The SWITCH switch links to each other with PLD FPGA with general processor with the PCIe interface through the RocketIO interface; Storer through DDR3 I2C interface, DDR2 interface link to each other with general processor, PLD FPGA respectively; The highly dense connector of high speed comprises power supply interface, PCIe interface, RapidIO interface, RocketIO interface; The gigabit network interface links to each other with general processor through the SGMII interface, and debugger interface links to each other with PLD FPGA with general processor through jtag interface, and said front panel has 7 perforates; Be respectively 1 group of LED light; 4 network interfaces, 1 SR, 1 debug port that is used to debug, LED light is connected on the FPGA, and 4 network interfaces are connected respectively to 4 general processors; SR is connected to FPGA through the chip that resets, and debug port links to each other with PLD FPGA with general processor through jtag interface.
The beneficial effect of the utility model is embodied in:
What 1), the utility model was related is a kind of high speed based on the VPX bus, high-performance multicore DSP array signal processing platform; This platform adopts 1 low-power consumption, high-performance XILINX VIRTEX-6 Series FPGA XC6VLX130T and 4 can realize fixed, floating-point operation, high-performance TI C66XX series multi-core DSP TMS320C6678; High speed serialization SWITCH switch 80H of totally 32 DSP stones, and IDT and 89H series.Make it have powerful calculation process ability, can satisfy the requirement of digital information processing system, improved the processing speed of digital information processing system various algorithm complexes, real-time.
2), data transmission interface adopt RapidIO etc. the high-speed serial communication technology, the high-speed serial communication agreement of FPGA and DSP has increased substantially the exchanges data bandwidth.
3), the inner exchanging network through FPGA and RapidIO the SWITCH switch; Realize topological structure flexibly; Can be used for making up the various signals disposal system; Can satisfy the requirement of different application, be convenient to system upgrade and safeguard, shorten the lead time, reduce development cost signal handling capacity.
4), this module external interface VITA46 (a kind of codes and standards of VPX bus) interface that is standard, have stronger versatility.
5), complete platform bottom layer driving function interface is provided, make things convenient for designing and developing of application layer.
At first, power pack uses the MAX8686 of MAXIM company and TPS51100, the TPS74401 power supply of TI company.Power module all satisfies the power adaptation requirement of work in the 90%-110% scope.
Secondly; General processor is selected 8 nuclear DSP TMS320C6678 of the up-to-date release of TI for use; C6678 is based on its up-to-date DSP family device TMS320C66x; Adopt 8 1.25GHz DSP kernels to make up and form, and perfect integrated 320 GMAC (per second is carried out 320 G fixed-point arithmetics) fix a point and floating-point performance with 160 GFLOP (per second is carried out 160 G floating-point operations) on individual devices, the speed that internuclear communication can 1/2 dominant frequency is carried out exchanges data; Thereby make the user can not only integrate a plurality of DSP, can also reduce whole power consumption requirement simultaneously to dwindle plate level space and to reduce cost.4 TMS320C6678 on the high speed integrated circuit board communicate by letter between its internuclear communication at a high speed of 32 nuclears and device totally, can realize easily that concurrent operation handles.Plate carries 32 core processors, has overcome the problem that existing digital signal processing platform transmission bandwidth is low, volume is big, power consumption is big.
The 3rd, PLD uses the Virtex-6 family chip XC6VLX130T of XILINX company.Virtex-6 FPGA (field programmable gate array) series reaches 50% than last generation product power consumption reduction, and the cost reduction reaches 20%.
The 4th, the SWITCH device uses the 80H and the 89H series of IDT company, is used for the network interaction of RapidIO and the network interaction of PCIe.
The 5th, storer has DDR3 SDRAM (octuple data rate SDRAM), DDR2 SDRAM (four times of data rate SDRAMs), FLASH (nonvolatile memory) and EEPROM (EEPROM) device.The DDR3 chip is selected the H5TQ2G series of Samsung for use, 4 splicings, and memory capacity is 1GB.The DDR2 sheet is selected the MT47H series of magnesium light for use, and memory capacity is 1Gb.The FLASH chip is selected the NOR FLASH of the N25Q series of magnesium light for use, and memory capacity is 128Mb.
The 6th; Highly dense connector has 5: the item in the high speed printed board is XP0-XP2, XP5-XP6; XP0 provides module+5V and+12V power supply, and XP1 provides the high-speed PCI e port of 4 tunnel module intercommunications, and XP2 provides 4 tunnel high speed RocketIO ports of FPGA; XP5 provides the high speed RapidIO port of 16 tunnel module intercommunications, and XP6 provides 4 road high-speed PCI e ports of FPGA.
The 7th, front panel has 7 perforates, is respectively 1 group of LED light, and 4 network interfaces, 1 SR, 1 debug port are used for debugging and other system integration and test.Wherein LED light is connected to and is used for state indication on the FPGA and is convenient to debugging and indicates with system state; Network interface is used for having the integrated circuit board of network interface to carry out data communication with computing machine or other; SR is the integrated circuit board hand-reset; Debug port comprises the JTAG (boundary scan mouth) of DSP, the JTAG of FPGA and the UART (serial ports) of DSP.
The 8th, the heat conduction cold drawing covers on the high speed integrated circuit board, with the slit of silicone grease filling with chip chamber, makes chip fully contact with cold drawing, is convenient to heat radiation.
The 9th, driver-extractor, register pin, locking device are fixed in the high speed printed board through fixed orifice, make things convenient for the plug of module, anti-anti-inserted and enforcement module fastness.
The tenth, the high speed integrated circuit board is divided into 5 operation processing unit.Its working method is following:
First operation processing unit comprises the XC6VLX130T FPGA of the VIRTEX-6 series of a slice XILINX, the DDR2 of 128MB, the PROM (programmable read only memory) of 128Mb;
Each comprises that 8 of a slice TI examines the DDR3 SDRAM of the TMS320C6678 general processor of C66XX series, 2GB, one tunnel gigabit network interface, the NOR FLASH (a kind of nonvolatile memory) of 128Mb, the EEPROM of 128KB second to the 5th operation processing unit.
The PROM of the 128Mb of first operation processing unit can realize that the FPGA program of at least 4 versions loads.The Loading Control of each version is through accomplishing to the FPGA internal register value of writing.First operation processing unit can realize and the data interaction of other four operation processing unit that the intermediate treatment result of computing simultaneously can carry out metadata cache in DDR2 through EMIF16 (16 the portion's memory interfaces) interface of DSP.
The TMS320C6678 general processor chip of second to the 5th each unit of operation processing unit is used for data transmission and addressing through EMIF16 200Mhz bus; Storer DDR3 SDRAM is articulated on the DDR bus of general processor, is used for the operation of the outer program of metadata cache and sheet; The load mode of general processor has two kinds, and a kind of for the I2C interface passes through the EEPROM loading procedure, another kind passes through NOR FLASH loading procedure for the SPI mouth.
Data interactive mode between the inside modules operation processing unit, the data interaction of first operation processing unit and other operation processing unit is accomplished through EMIF16 200Mhz bus.
Data interactive mode between the inside modules operation processing unit; Data interaction between second to the 5th operation processing unit is also accomplished through EMIF16 200Mhz bus; Also carry out data interaction between the second and the 5th operation processing unit simultaneously through HYPERLINK (a kind of bus protocol); Also carry out data interaction through HYPERLINK between the 3rd and the 4th operation processing unit, the HYPERLINK Bus Speed is 50Gb.
Data interaction form between the module is: high-speed serial channel PCIe, gigabit Ethernet, RS232 (a kind of serial port protocol), GPIO (general I/O pin), I2C (a kind of serial bus protocol), SMBUS (System Management Bus).
High-speed serial channel RapidIO; XP1 provides the high-speed PCI e port of 4 tunnel module intercommunications; Provided by PCIe SWITCH chip, this SWITCH chip can select outside port and FPGA interconnection still to interconnect with DSP through the configuration different mode.XP2 provides the high speed RocketIO port of 4 tunnel module intercommunications, is provided by FPGA.XP5 provides the high speed RapidIO port of 16 tunnel module intercommunications,, provide by RapidIO SWITCH chip, this SWITCH chip can be selected outside port and which DSP interconnection through the configuration different mode, is provided by DSP.XP6 provides the high-speed PCI e port of 4 tunnel module intercommunications, is provided by FPGA.
The utility model can be realized three kinds of typical data streams; Article 1, data stream is that pending data are delivered to first to the 5th operation processing unit through the high speed bus interface of VPX connector; Carry out data processing, the data after the processing are passed to main frame 1 through kilomega network, are realized functions such as demonstration by main frame.Article 2, data stream is that pending data are delivered to first to the 5th operation processing unit through the high speed bus interface of VPX connector, carries out data processing, and the data after the processing are passed to main frame 2 through high speed bus interface, is realized functions such as demonstration by main frame.Article 3, data stream is that external host passes through kilomega network, and pending data are delivered to first to the 5th operation processing unit, carries out data processing, and the data after the processing are passed to main frame 2 through high speed bus interface.
Abbreviation in the utility model:
EMIF, a kind of bus interface standards, external memory interface.
RapidIO, a kind of high-speed serial bus consensus standard.16 road RapidIO interfaces.The data total bandwidth can reach 320Gbps; 4 road RocketIO interfaces.Data bandwidth can reach 26 Gbps;
PCI, the abbreviation of Peripheral Component Interconnection, i.e. peripheral element extension interface.8 road PCIe interfaces.PCIe supports PCIe GEN2, and data bandwidth can reach 40 Gbps;
Gigabit Ethernet, this interface is realized gigabit ethernet interface through SGMII interface and Gigabit Ethernet transceiver (GPHY) interconnection of TMS320C6678.
RS232 refers to a kind of consensus standard of serial ports.RS232, this interface realizes that through the UART interface of TMS320C6678 signal definition links to each other with PC through debug port on debug port, realize data interaction.
GPIO, general I/O pin.GPIO, this interface are realized by CPLD (CPLD), realize the data interaction of intermodule through highly dense connector.
I2C, a kind of serial bus protocol.SMBUS, a kind of System Management Bus.I2C, SMBUS, interface are realized by FPGA, realize the data interaction of intermodule through highly dense connector.
The VPX bus is a kind of bus standard.
VITA46, a kind of codes and standards of VPX bus.
CPCI, the abbreviation of Compact Peripheral Component Interconnect, i.e. compact peripheral element extension interface.
EMC, electromagnetic compatibility.
PCIe, a kind of high-speed serial bus consensus standard.
RocketIO, a kind of high-speed bus consensus standard.
HYPERLINK, a kind of high-speed bus consensus standard.
6U, a kind of integrated circuit board size of standard, 233.35mm*160mm.
The Switch device refers to switching device.
DDR3 SDRAM, a kind of type of memory, octuple data rate SDRAM.
DDR2 SDRAM, a kind of type of memory, four times of data rate SDRAMs.
FLASH refers to nonvolatile memory.
NOR FLASH, nonvolatile memory a kind of.
EEPROM, EEPROM.
JTAG refers to the boundary scan mouth.
UART refers to serial ports.
CPLD, CPLD.
FPGA, PLD.
Description of drawings
Fig. 1 is the block diagram of the utility model;
Fig. 2 is the data flow figure of the utility model.
Embodiment
Embodiment 1
Signal processing platform based on the VPX bus; Comprise electric power system, integrated circuit board and front panel; Also comprise 4 general processors, PLD FPGA, SWITCH switch, storer, connector, gigabit network interface and debugger interface; Said integrated circuit board is the 6U normal structure; Electric power system is passed through connector after the power conversion chip conversion; Be respectively general processor, PLD FPGA, SWITCH switch, storer, gigabit network interface and debugger interface power supply is provided; General processor links to each other with debugger interface with PLD FPGA, SWITCH switch, storer, gigabit network interface respectively; PLD FPGA links to each other with debugger interface with general processor, SWITCH switch, storer, connector respectively, and the SWITCH switch links to each other with PLD FPGA with general processor, and storer links to each other with general processor, PLD FPGA respectively; The gigabit network interface links to each other with general processor; Debugger interface links to each other with PLD FPGA with general processor, and general processor is through EMIF interface, RapidIO interface and interface, DDR3 link to each other with debugger interface with PLD FPGA, SWITCH switch, storer, gigabit network interface respectively SPI interface, SGMII interface, jtag interface, and PLD FPGA links to each other with debugger interface with general processor, SWITCH switch, storer, the highly dense connector of high speed respectively through EMIF interface, PCIe interface, DDR2 interface, RocketIO interface, jtag interface; The SWITCH switch links to each other with PLD FPGA with general processor with the PCIe interface through the RocketIO interface; Storer links to each other with general processor, PLD FPGA respectively SPI interface, DDR2 interface through DDR3, and the highly dense connector of high speed comprises power supply interface, PCIe interface, RapidIO interface, RocketIO interface, and the gigabit network interface links to each other with general processor through the SGMII interface; Debugger interface links to each other with PLD FPGA with general processor through jtag interface; Said front panel has 7 perforates, is respectively 1 group of LED light, 4 network interfaces, 1 SR, 1 debug port that is used to debug; LED light is connected on the FPGA; 4 network interfaces are connected respectively to 4 general processors, and SR is connected to FPGA through the chip that resets, and debug port links to each other with PLD FPGA with general processor through jtag interface.Said general processor is 8 nuclear DSP TMS320C6678, and said connector is 5.Also comprise the heat conduction cold drawing that is arranged on the integrated circuit board, also be provided with the silicone grease packed layer between said heat conduction cold drawing and the integrated circuit board.Also comprise the fixed orifice on the integrated circuit board, register pin, driver-extractor, locking device, said register pin, driver-extractor, locking device are fixed in the printed board through fixed orifice.
The described integrated circuit board of the utility model is the high speed integrated circuit board, and said connector is the highly dense connector of high speed, and printed board is the high speed printed board.
Embodiment 2
Based on the signal processing platform of VPX bus, comprise high speed integrated circuit board, panel, heat conduction cold drawing, register pin, driver-extractor, locking device parts.The high speed integrated circuit board is the 6U normal structure, comprises power pack on the plate, general processor part, PLD, SWITCH device, storer, the highly dense connector of high speed, gigabit network interface, debugger interface.Power pack uses the MAX8686 of MAXIM company and TPS51100, the TPS74401 power supply of TI company.Power module all satisfies the power adaptation requirement of work in the 90%-110% scope.General processor is selected 8 nuclear DSP TMS320C6678 of the up-to-date release of TI for use; C6678 is based on its up-to-date DSP family device TMS320C66x; Adopting 8 1.25GHz DSP kernels to make up forms; And on individual devices perfect integrated 320 GMAC and 160 GFLOP fixed point and floating-point performance, thereby make the user can not only integrate a plurality of DSP to dwindle plate level space and to reduce cost, can also reduce the power consumption requirement of integral body simultaneously.4 TMS320C6678 on the high speed integrated circuit board communicate by letter between its internuclear communication at a high speed of 32 nuclears and device totally, can realize that concurrent operation handles.PLD uses the VIRTEX-6 family chip XC6VLX130T of XILINX company.Virtex-6 FPGA series reaches 50% than last generation product power consumption reduction, and the cost reduction reaches 20%.The SWITCH device uses the 80H and the 89H series of IDT company, is used for the network interaction of RapidIO and the network interaction of PCIe.Storer has DDR3 SDRAM, DDR2 SDRAM, FLASH and EEPROM device.The DDR3 chip is selected the H5TQ2G series of Samsung for use, 4 splicings, and memory capacity is 1GB.The DDR2 sheet is selected the MT47H series of magnesium light for use, and memory capacity is 1Gb.The FLASH chip is selected the NOR FLASH of the N25Q series of magnesium light for use, and memory capacity is 128Mb.Highly dense connector has 5: the item in the high speed printed board is XP0-XP2, XP5-XP6; XP0 provides module+5V and+12V power supply; XP1 provides the high-speed PCI e port of 4 tunnel module intercommunications; XP2 provides 4 tunnel high speed RocketIO ports of FPGA, and XP5 provides the high speed RapidIO port of 16 tunnel module intercommunications, and XP6 provides 4 road high-speed PCI e ports of FPGA.Front panel has 6 perforates, is respectively 1 group of LED light, and 4 network interfaces, 1 SR, 1 debug port are used for debugging and other system integration and test.Wherein LED light is connected to and is used for state indication on the FPGA and is convenient to debugging and indicates with system state; Network interface is used for having the integrated circuit board of network interface to carry out data communication with computing machine or other; SR is the integrated circuit board hand-reset; Debug port comprises the JTAG of DSP, the JTAG of FPGA and the UART of DSP.Heat dissipation cold plate covers on the high speed integrated circuit board, with the slit of silicone grease filling with chip chamber, makes chip fully contact with cold drawing, is convenient to heat radiation.Driver-extractor, register pin, locking device are fixed in the high speed printed board through fixed orifice, make things convenient for the plug of module, anti-anti-inserted and enforcement module fastness.The high speed integrated circuit board can be divided into 5 operation processing unit.First operation processing unit comprises the XC6VLX130T FPGA of the VIRTEX-6 series of a slice XILINX, the DDR2 of 128MB, and model is the MT47H128M of magnesium light, the PROM of 128Mb, and model is XCF128XFT; Each comprises the TMS320C6678 general processor of the 8 nuclear C66XX series of a slice TI, the DDR3 SDRAM of 2GB second ~ the 5th operation processing unit; Model is H5TQ2G63, one tunnel gigabit network interface; Model is that the 88E1111 of MARVELL, the NOR FLASH model of 128Mb are the EEPROM of N25Q128A, 128KB, and model is 24AA1025T.The PROM of the 128Mb of first operation processing unit can realize that the FPGA program of at least 4 versions loads.The Loading Control of each version is through accomplishing to the FPGA internal register value of writing.First operation processing unit can realize and the data interaction of other four operation processing unit that the intermediate treatment result of computing simultaneously can carry out metadata cache in DDR2 through the EMIF16 interface of DSP.The TMS320C6678 general processor chip of second ~ the 5th each unit of operation processing unit is used for data transmission and addressing through EMIF16 200Mhz bus; Storer DDR3 SDRAM is articulated on the DDR bus of general processor, is used for the operation of the outer program of metadata cache and sheet; The load mode of general processor has two kinds, and a kind of for the I2C interface passes through the EEPROM loading procedure, another kind passes through NOR FLASH loading procedure for the SPI mouth.Data interactive mode between the inside modules operation processing unit, the data interaction of first operation processing unit and other operation processing unit is accomplished through EMIF16 200Mhz bus.Data interactive mode between the inside modules operation processing unit; Data interaction between second ~ the 5th operation processing unit is also accomplished through EMIF16 200Mhz bus; Also carry out data interaction between the second and the 5th operation processing unit simultaneously through HYPERLINK; Also carry out data interaction through HYPERLINK between the 3rd and the 4th operation processing unit, the HYPERLINK Bus Speed is 50Gb.Data interaction form between the module has 6 kinds: high-speed serial channel RapidIO, gigabit Ethernet, RS232, GPIO, I2C, SMBUS.High-speed serial channel RapidIO; XP1 provides the high-speed PCI e port of 4 tunnel module intercommunications; Provided by PCIe SWITCH chip, this SWITCH chip can select outside port and FPGA interconnection still to interconnect with DSP through the configuration different mode.XP2 provides the high speed RocketIO port of 4 tunnel module intercommunications, is provided by FPGA.XP5 provides the high speed RapidIO port of 16 tunnel module intercommunications,, provide by RapidIO SWITCH chip, this SWITCH chip can be selected outside port and which DSP interconnection through the configuration different mode, is provided by DSP.XP6 provides the high-speed PCI e port of 4 tunnel module intercommunications, is provided by FPGA.16 road RapidIO interfaces.The data total bandwidth can reach 320Gbps; 8 road PCIe interfaces.PCIe supports PCIe GEN2, and data bandwidth can reach 40 Gbps; 4 road RocketIO interfaces.Data bandwidth can reach 26 Gbps; Gigabit Ethernet, this interface is realized gigabit ethernet interface through SGMII interface and the interconnection of Gigabit Ethernet transceiver of TMS320C6678.RS232, this interface realizes that through the UART interface of TMS320C6678 signal definition links to each other with PC through debug port on debug port, realize data interaction.GPIO, this interface are realized by CPLD, realize the data interaction of intermodule through highly dense connector.I2C, SMBUS, interface are realized by FPGA, realize the data interaction of intermodule through highly dense connector.
Claims (4)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011205432060U CN202404583U (en) | 2011-12-22 | 2011-12-22 | Signal processing platform based on VPX bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011205432060U CN202404583U (en) | 2011-12-22 | 2011-12-22 | Signal processing platform based on VPX bus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202404583U true CN202404583U (en) | 2012-08-29 |
Family
ID=46702218
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011205432060U Expired - Fee Related CN202404583U (en) | 2011-12-22 | 2011-12-22 | Signal processing platform based on VPX bus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202404583U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103901402A (en) * | 2012-12-28 | 2014-07-02 | 北京华清瑞达科技有限公司 | Reconstructed FPGA radar digital signal processing assembly and reconstructed FPGA radar digital signal processing method |
| WO2015011667A1 (en) * | 2013-07-26 | 2015-01-29 | Aselsan Elektronik Sanayi Ve Ticaret Anonim Sirketi | A computer module in a single card |
| CN105490844A (en) * | 2015-12-05 | 2016-04-13 | 中国航空工业集团公司洛阳电光设备研究所 | PCIe port reconstruction method |
| US10236611B2 (en) | 2016-11-21 | 2019-03-19 | Raytheon Company | Electrical interfaces using modular VPX technologies |
-
2011
- 2011-12-22 CN CN2011205432060U patent/CN202404583U/en not_active Expired - Fee Related
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103901402A (en) * | 2012-12-28 | 2014-07-02 | 北京华清瑞达科技有限公司 | Reconstructed FPGA radar digital signal processing assembly and reconstructed FPGA radar digital signal processing method |
| CN103901402B (en) * | 2012-12-28 | 2016-06-29 | 北京华清瑞达科技有限公司 | Reconstruct FPGA radar digital signal processing assembly and method |
| WO2015011667A1 (en) * | 2013-07-26 | 2015-01-29 | Aselsan Elektronik Sanayi Ve Ticaret Anonim Sirketi | A computer module in a single card |
| CN105490844A (en) * | 2015-12-05 | 2016-04-13 | 中国航空工业集团公司洛阳电光设备研究所 | PCIe port reconstruction method |
| US10236611B2 (en) | 2016-11-21 | 2019-03-19 | Raytheon Company | Electrical interfaces using modular VPX technologies |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102609389A (en) | Digital signal processing platform achieved on basis of VPX bus | |
| CN101794268B (en) | Processing module capable of reconstructing signals based on VPX bus | |
| CN101588175B (en) | FPGA array processing board | |
| CN103200081B (en) | A kind of things-internet gateway development platform towards heterogeneous network environment | |
| CN205959137U (en) | Big data service ware mainboard based on explain 1610 majestic treaters | |
| CN202404583U (en) | Signal processing platform based on VPX bus | |
| CN104182010A (en) | Rack based on data-switch data transmission | |
| CN109189714A (en) | A kind of signal processing system of double processing nodes based on Arria10 FPGA | |
| CN105335548A (en) | MCU simulation method for ICE | |
| CN103616935A (en) | Embedded computer mainboard | |
| CN201429841Y (en) | A kind of FPGA array processing board | |
| CN209103281U (en) | Integrated multi-bus interface module based on pci interface | |
| CN206993145U (en) | Multifunctional gateway route development board | |
| CN203167288U (en) | Internet of Things gateway development platform facing heterogeneous network environments | |
| CN102158679B (en) | General digital image processing system | |
| CN205692167U (en) | General purpose core core based on PowerPC framework central processing unit | |
| CN203204494U (en) | A system that combines a multi-functional high-stability slot structure with a multi-functional plug-in card module | |
| CN209149302U (en) | A kind of artificial intelligence SOC processor chips | |
| CN104965468B (en) | A kind of common interface module suitable for the multi-functional acquisition control devices of CPCI | |
| CN207833500U (en) | A kind of 40G rate network interface cards for supporting non-standard interface | |
| RU173335U1 (en) | Processor Module (MVE8S-RS) | |
| CN102073346A (en) | Universal array signal processing plate | |
| CN210572737U (en) | Secondary radar signal processing device | |
| CN113282529A (en) | Multi-load general access and heterogeneous processing computing device based on VPX architecture | |
| CN203054826U (en) | Bus 1553B test board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120829 Termination date: 20181222 |