CN1825418A - Flat panel display and its display panel - Google Patents
Flat panel display and its display panel Download PDFInfo
- Publication number
- CN1825418A CN1825418A CN 200610068013 CN200610068013A CN1825418A CN 1825418 A CN1825418 A CN 1825418A CN 200610068013 CN200610068013 CN 200610068013 CN 200610068013 A CN200610068013 A CN 200610068013A CN 1825418 A CN1825418 A CN 1825418A
- Authority
- CN
- China
- Prior art keywords
- switch
- coupled
- control signal
- gate line
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims abstract description 39
- 239000011159 matrix material Substances 0.000 claims abstract description 34
- 230000005540 biological transmission Effects 0.000 claims abstract description 32
- 230000008878 coupling Effects 0.000 claims description 5
- 238000010168 coupling process Methods 0.000 claims description 5
- 238000005859 coupling reaction Methods 0.000 claims description 5
- 239000004973 liquid crystal related substance Substances 0.000 claims description 4
- 229910044991 metal oxide Inorganic materials 0.000 claims description 3
- 150000004706 metal oxides Chemical class 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 12
- 230000004913 activation Effects 0.000 description 9
- 239000010409 thin film Substances 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 239000011521 glass Substances 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000001808 coupling effect Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
A flat panel display comprises a substrate, a pixel matrix, a driving circuit and a plurality of voltage adjusting elements, wherein the pixel matrix is arranged on the substrate and comprises a plurality of pixel rows. The driving circuit is used for sequentially enabling the pixel rows through a plurality of levels of gate lines and outputting a plurality of first control signals through a plurality of first transmission lines arranged in a substrate area outside the pixel matrix, and the driving circuit has an operating voltage. The plurality of voltage adjusting elements are arranged on the substrate and are respectively coupled to the grid lines, each voltage adjusting element comprises a first switch, and each first switch comprises a first input end, a first control end and a first output end. The first input terminal is coupled to the corresponding gate line, the first control terminal is coupled to the corresponding first control signal, and the first output terminal is coupled to the operating voltage.
Description
Technical field
The present invention relates to a kind of flat-panel screens and display panel thereof, particularly relate to a kind of voltage that utilizes and adjust flat-panel screens and the display panel thereof that gate line imported operating voltage by element.
Background technology
At the large-sized array on glass of tradition (Glass On Array, GOA) in the LCD, because gate line has bigger load effect, make the clock signal of signal and driving circuit produce coupling phenomenon, and cause the problem of signal distortion and gate delay (gate delay) easily.In order to solve this signal coupling and problem of dtmf distortion DTMF, can on each bar gate line, dispose pressure drop circuit (pull down circuit), to promote the display frame quality.
Please refer to Fig. 1, it shows the part-structure synoptic diagram of traditional GOA LCD configuration pressure drop circuit.Picture element matrix 108 and n pressure drop circuit 109 that LCD 100 comprises scan drive circuit 102, data drive circuit 104, is made of several pixels 106, wherein pressure drop circuit 109 is respectively N type metal oxide semiconductor (N-type Metal Oxide Semiconductor, NMOS) transistor Q1～Qn, and n is a positive integer.
When scan drive circuit 102 in regular turn via n bar gate lines G 1～Gn output scanning signal S1～Sn to each corresponding row pixel 106, with thin film transistor (TFT) (the Thin FilmTransistor in each pixel 106 of conducting, TFT) during 106a, data drive circuit 104 is via m bar data line D1～Dm outputting data signals, and pass through thin film transistor (TFT) 106a to the charging of the pixel electrode 106b in each pixel 106, drive the liquid crystal molecule rotation by this to show corresponding pixel image.
In addition, as shown in Figure 1, nmos pass transistor Q1～Qn is arranged at the outside of picture element matrix 108, and the drain electrode of nmos pass transistor Q1～Qn is coupled to the tail end (tail end) of gate lines G 1～Gn respectively, and the source electrode of nmos pass transistor Q1～Qn all is coupled to a low level operating voltage Vee of scan drive circuit 102.The grid of nmos pass transistor Q1～Q (n-1) then is coupled to the front end (front end) of next stage gate lines G 2～Gn respectively via (n-1) transmission lines T1～T (n-1), the grid of nmos pass transistor Qn then is coupled to scan drive circuit 102 via transmission line Tn.By this, scan drive circuit 102 is for example via after the n row pixel 106 of gate lines G n output signal Sn with the conducting correspondence, following next sequential in the cycle, scan drive circuit 102 is via signal S (n+1) (high level) the conducting nmos pass transistor Qn of transmission line Tn output, so that signal Sn is pulled to the Vee level fast.Other signals S1～S (n-1) also utilizes nmos pass transistor Q1～Q (n-1) to impose same function, therefore can reduce above-mentioned gate delay and distorted signals problem.
As mentioned above, though traditional LCD 100 can be improved the problem of gate delay by nmos pass transistor Q1～Qn, but on structure, the transmission line T1～Tn of She Zhiing need pass through picture element matrix 108 and dispose for this reason, and the aperture opening ratio of each pixel 106 in the picture element matrix 108 is significantly reduced.In addition, when the size of LCD 100 increases, the load effect of Zeng Jiaing also makes sweep signal S1～Sn produce tangible ripple (ripple) phenomenon thereupon, yet in the demonstration time of a picture (frame), all only conducting is once for each nmos pass transistor Q1～Qn, ripple phenomenon in the time of can't effectively reducing not conducting, the quality influence that picture is shown is very big.
Therefore, how not sacrifice under the aperture opening ratio, reducing the distortion situation of gate delay, can effectively reduce the ripple phenomenon again, desiring the target that actively realizes for present industry.
Summary of the invention
In view of this, the purpose of this invention is to provide a kind of flat-panel screens and display panel thereof.The flat display driving circuit is after the pixel column that utilizes gate line output signal conducting correspondences at different levels, the voltage that couples gate lines at different levels on the conducting display panel is adjusted element, with the extremely corresponding gate line of the operating voltage of output driving circuit, and the level that the signal rapid adjustment is extremely default.Therefore, can under the situation that does not influence aperture opening ratio, reduce gate delay and distorted signals situation, effectively improve quality of display pictures.
According to purpose of the present invention, a kind of flat-panel screens is proposed, comprise that substrate, picture element matrix, driving circuit and several voltage adjusts element, and picture element matrix is arranged on the substrate, picture element matrix comprises several pixel columns.Driving circuit is in order to by these pixel columns of several grades of gate lines activation in regular turn, and exports several first control signals via several first transmission lines that are disposed at the substrate regions beyond the picture element matrix, and driving circuit has an operating voltage.Several voltages are adjusted element, are arranged on the substrate, and in order to be coupled to these gate lines respectively, each voltage is adjusted element and comprised first switch, and first switch comprises first input end, first control end and first output terminal.First input end is coupled to corresponding gate line, and first control end is coupled to the first corresponding control signal, and first output terminal then is coupled to operating voltage.In the period 1, driving circuit is via these gate lines pixel column of one-level gate line activation correspondence wherein, and the first corresponding control signal of output, couples the first not conducting of switch of this grade gate line with control.And in second round, driving circuit is via next stage gate line activation next column pixel column, and the first corresponding control signal of output, couples first switch conduction of this grade gate line with control, and operating voltage is imported this grade gate line.
According to purpose of the present invention, a kind of display panel is also proposed, be used in flat-panel screens, flat-panel screens comprises driving circuit, in order to export several first control signals, driving circuit has an operating voltage.Display panel comprises that substrate, pel array, several grades of gate lines and several voltage adjusts element, and picture element matrix is arranged on the substrate, and picture element matrix comprises several pixel columns.Several grades of gate lines are arranged on the substrate, in order to couple driving circuit and these pixel columns.Several voltages are adjusted element and are arranged on the substrate, and in order to be coupled to these gate lines respectively, each voltage is adjusted element and comprised first switch, and first switch comprises first input end, first control end and first output terminal.First input end is coupled to corresponding gate line, and first control end is coupled to the first corresponding control signal, and first output terminal then is coupled to operating voltage.In the period 1, couple the wherein pixel column activation of one-level gate line of these gate lines, and first corresponding control signal control couples the first not conducting of switch of this grade gate line.And in second round, couple the pixel column activation of next stage gate line, and first corresponding control signal control couples first switch conduction of this grade gate line, and operating voltage is imported this grade gate line.
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, a preferred embodiment cited below particularly, and be described with reference to the accompanying drawings as follows.
Description of drawings
Fig. 1 shows the part-structure synoptic diagram of traditional GOA LCD configuration pressure drop circuit.
Fig. 2 shows the flat-panel screens circuit structure diagram according to first embodiment of the invention.
Fig. 3 shows according to the voltage of first embodiment of the invention and adjusts the element synoptic diagram.
Fig. 4 show according to the sequential relationship of first embodiment of the invention and with the waveform of prior art synoptic diagram relatively.
Fig. 5 shows according to the voltage of second embodiment of the invention and adjusts the element synoptic diagram.
Fig. 6 show according to the sequential relationship of second embodiment of the invention and with the waveform of prior art synoptic diagram relatively.
The reference numeral explanation
100: LCD
102: scan drive circuit
104: data drive circuit
106: pixel
106a: thin film transistor (TFT)
106b: liquid crystal capacitance
108: picture element matrix
109: the pressure drop circuit
200: flat-panel screens
202: substrate
204: picture element matrix
205: pixel column
206: driving circuit
206a: time schedule controller
206b: offset buffer
208: voltage is adjusted element
Q1～Qn, M1～M4:NMOS transistor
Embodiment
Flat-panel screens of the present invention and display panel thereof, be after the pixel column that utilizes driving circuit output signal conducting gate lines at different levels, the voltage that couples gate lines at different levels on the output control signal conducting display panel is adjusted element, with the operating voltage of output driving circuit to gate lines at different levels, the level that signal rapid adjustment at different levels are extremely default, thereby the distortion situation of reduction gate delay.Control signal is to export voltage to via the transmission line that is disposed at the outer substrate regions of picture element matrix to adjust element, so can not influence aperture opening ratio.In addition, also can control voltage and adjust element this operating voltage of output continuously in a picture demonstration time, significantly reduce signal by this because of ripple phenomenon that coupling effect produced with control signal.
Adjust element about driving circuit as the control of control signal how voltage, realize above-mentioned effect, be described as follows at this measure two embodiment now, but technology of the present invention is not confined to this.
Embodiment one
Please refer to Fig. 2, it shows the flat-panel screens circuit structure diagram according to first embodiment of the invention.Flat-panel screens 200 for example is a LCD, comprises substrate 202, picture element matrix 204, driving circuit 206 and n voltage adjustment element 208, and wherein n is a positive integer.As shown in Figure 2, picture element matrix 204 is arranged on the substrate 202, and comprises that n pixel column 205, the pixel in each pixel column 205 for example use thin film transistor (TFT) (Thin Film Transistor, TFT) on-off element of conduct driving liquid crystal molecule.
In addition, as shown in Figure 2, substrate 202 is that the substrate regions beyond picture element matrix 204 is provided with n bar first transmission line T1～Tn.The time schedule controller 206a of driving circuit 206 exports first control signal via transmission line T1～Tn respectively, for example be that clock signal XCK or CK are to voltage adjustment element 208, (i=1～n), first control signal that control voltage is adjusted element 208 just is the inversion signal of the clock signal of input offset buffer 206b to wherein corresponding same gate lines G i.Each voltage is adjusted element 208 and is arranged on picture element matrix 204 substrate 202 in addition, and couples corresponding gate lines G 1～Gn and transmission line T1～Tn.
Please refer to Fig. 3, it shows according to the voltage of first embodiment of the invention and adjusts the element synoptic diagram.Voltage is adjusted element 208 and is comprised first switch, for example is nmos pass transistor M1.As shown in Figure 3, nmos pass transistor M1 comprises first input end (drain electrode), first control end (grid) and first output terminal (source electrode).When for example being i voltage adjustment element 208, the first input end of nmos pass transistor M1 is coupled to corresponding gate lines G i, first control end of nmos pass transistor M1 is coupled to corresponding transmission line Ti to receive first control signal, clock signal XCK for example, first output terminal of nmos pass transistor M1 is coupled to low level operating voltage Vee.
Please refer to Fig. 4, its show according to the sequential relationship of first embodiment of the invention and with the waveform of prior art synoptic diagram relatively.With gate lines G i among Fig. 2 and G (i+1) is example, and the sequential relationship of adjacent two gate lines and the tail end wave form varies of gate lines G i are described.Wherein, the i of corresponding gate lines G i and G (i+1) clock signal that reaches i+1 offset buffer 206b institute foundation is respectively CK and XCK in the driving circuit 206.At this moment, first control signal of the nmos pass transistor M1 of corresponding gate lines G i and G (i+1) is respectively clock signal XCK and CK.
So as shown in Figures 3 and 4, i offset buffer 206b is in period 1 t1, promptly in 12.5 microseconds (us), when clock signal C K is a high level, via the pixel column 205 of gate lines G i output scanning signal Si activation correspondence.Time schedule controller 206a and the first corresponding control signal of output are clock signal XCK, couple the not conducting of nmos pass transistor M1 of gate lines G i with control.I+1 offset buffer 206b provides gate lines G (i+1) output level according to operating voltage Vee, with the pixel column of disabled correspondence.
Then, in second round t2, i+1 offset buffer 206b according to the clock signal XCK of high level via the pixel column of gate lines G (i+1) output scanning signal S (i+1) activation correspondence.At this moment, first control signal of time schedule controller 206a output is clock signal XCK, and control couples the nmos pass transistor M1 conducting of gate lines G i, and exports operating voltage Vee to gate lines G i.
Thus, as shown in Figure 4, the gate delay time of the prior art is 3.21us, and the ripple amplitude at the place of enclosing is 0.62V.According to the gate delay time in the first embodiment of the present invention be 1.76us, the ripple amplitude at the place of enclosing is 0.34V.That is, by design of the present invention, in the sweep signal Si of the period 1 t1 input gate delay part that t2 takes place in second round, reduced to the output level of operating voltage because of the operating voltage Vee that corresponding nmos pass transistor M1 conducting is exported fast, and then reduced its distortion situation.
In addition, the ripple phenomenon that second round, t2 began to occur also reduces thereupon.First control signal exports the nmos pass transistor M1 that corresponding voltage is adjusted element 208 to via being disposed at picture element matrix 204 outer transmission line Ti, so do not influence aperture opening ratio.Simultaneously, first control signal control nmos pass transistor M1 in the demonstration time of a picture with the interval conducting of period 1 t1 output function voltage Vee continuously.Therefore, the present invention can not influence the situation of improving gate delay under the aperture opening ratio, and according to the work period (duty cycle) of first control signal, Vee significantly reduces existing ripple phenomenon to corresponding gate line with regular time interval output function voltage.
Embodiment two
Second embodiment and the first embodiment difference are: driving circuit 206 is exported several second control signals via 202 n bar second transmission line the T1 '～Tn ' that are disposed at picture element matrix 204 zone in addition on the substrate in addition, for example being clock signal XCK or CK adjusts element 208 to voltage, and each voltage is adjusted element 208 and also comprised second switch, the 3rd switch and the 4th switch.Each voltage is adjusted element 208 and is also coupled second corresponding transmission line T1 '～Tn ', adjusts element 208 as i voltage and couples the second transmission line Ti '.
Please refer to Fig. 5, it shows according to the voltage of second embodiment of the invention and adjusts the element synoptic diagram.Second switch, the 3rd switch and the 4th switch for example are nmos pass transistor M1, nmos pass transistor M2 and nmos pass transistor M3 respectively.As shown in Figure 5, nmos pass transistor M2 comprises second control end, second input end and second output terminal, nmos pass transistor M3 comprises the 3rd input end, the 3rd control end and the 3rd output terminal, and nmos pass transistor M4 comprises four-input terminal, the 4th control end and the 4th output terminal.When for example being i voltage adjustment element 208, second input end of nmos pass transistor M2 is coupled to corresponding gate lines G i, and second output terminal of nmos pass transistor M2 is coupled to operating voltage Vee; The 3rd input end of nmos pass transistor M3 is coupled to transmission line Ti ' to receive the second corresponding control signal, clock signal C K for example, the 3rd control end of nmos pass transistor M3 is coupled to the 3rd input end, and the 3rd output terminal of nmos pass transistor M3 is coupled to second control end; The four-input terminal of nmos pass transistor M4 is coupled to second control end, and the 4th control end of nmos pass transistor M4 is coupled to corresponding gate lines G i, and the 4th output terminal of nmos pass transistor M4 is coupled to operating voltage Vee.
In second embodiment, comprise that with the driving circuit among Fig. 2 206 time schedule controller 206a and n offset buffer 206b are the example explanation equally.At this moment, time schedule controller 206a also couples second transmission line T1 '～Tn ' (not being shown among Fig. 2), and in order to export second control signal via transmission line T1 '～Tn '.Below in conjunction with description of drawings, how first control signal and second control signal control first switch, second switch, the 3rd switch and the 4th switch in each voltage adjustment element 208, but technology of the present invention is not limited thereto.
Please refer to Fig. 6, its show according to the sequential relationship of second embodiment of the invention and with the waveform of prior art synoptic diagram relatively.Adjusting element 208 with gate lines G i among Fig. 2 and the voltage among Fig. 5 is example, and the tail end wave form varies of gate lines G i is described.Wherein, the clock signal of i the offset buffer 206b institute foundation of corresponding gate lines G i is CK in the driving circuit 206.At this moment, second control signal of first control signal of the nmos pass transistor M1 of corresponding gate lines G i and nmos pass transistor M3 is respectively clock signal XCK and CK.
So as Fig. 5 and shown in Figure 6, i offset buffer 206b is in period 1 t1, promptly in 12.5 microseconds (us), when clock signal C K is a high level, via the pixel column 205 of gate lines G i output scanning signal Si activation correspondence.And the time schedule controller 206a of driving circuit 206 is via the nmos pass transistor M4 of gate lines G i conducting correspondence, and by this with second control end of operating voltage Vee input NMOS transistor M2, so that not conducting of nmos pass transistor M2, nmos pass transistor M3 also thereby not conducting.At this moment, time schedule controller 206a and the first corresponding control signal of output are clock signal XCK, with not conducting of control nmos pass transistor M1.Simultaneously, i+1 offset buffer 206b provides gate lines G (i+1) output level according to operating voltage Vee, with the pixel column of disabled correspondence.
Then, in second round t2, second control signal that the nmos pass transistor M3 of corresponding gate lines G i couples is that clock signal CK is a low level, driving circuit 206 and corresponding nmos pass transistor M3 and the not conducting of nmos pass transistor M2 of control according to this.At this moment, first control signal XCK control couples the nmos pass transistor M1 conducting of gate lines G i, and exports operating voltage Vee to gate lines G i.At this moment, not conducting of nmos pass transistor M4.
Then, in period 3 t3, the corresponding not conducting of nmos pass transistor M1 of the first control signal XCK of corresponding gate lines G i control.At this moment, the second control signal CK of time schedule controller 106a output is a high level, and controls nmos pass transistor M3 and the nmos pass transistor M2 conducting of corresponding gate lines G i, by this operating voltage Vee is imported gate lines G i.At this moment, also not conducting of nmos pass transistor M4.
Thus, as shown in Figure 6, the gate delay time of the prior art is 3.21us, and the ripple amplitude at the place of enclosing is 0.62V.According to the gate delay time in the second embodiment of the present invention be 1.76us, the ripple amplitude at the place of enclosing is 0.44V.That is, by design of the present invention, in the sweep signal Si of the period 1 t1 input grid level decay part that t2 takes place in second round, reduced to the output level of operating voltage fast because of the operating voltage Vee that corresponding nmos pass transistor M1 conducting is exported, promptly reduce its distortion situation.In addition, the ripple phenomenon that second round, t2 began to occur also with minimizing.The second control signal CK also exports the nmos pass transistor M3 that corresponding voltage is adjusted element 208 to via the transmission line Ti ' that is disposed at the substrate regions outside the picture element matrix 204, so do not influence aperture opening ratio equally.Simultaneously, the first control signal XCK and the second control signal CK control nmos pass transistor M1 and nmos pass transistor M2 alternate conduction and output function voltage continuously significantly reduces the ripple phenomenon by this in the demonstration time of a picture respectively.Therefore, the present invention can not influence the situation of improving gate delay under the aperture opening ratio, and replaces the extremely corresponding gate line of output function voltage Vee and significantly reduce existing ripple phenomenon by nmos pass transistor M1 and nmos pass transistor M2.
Certainly, the ordinary technical staff in the technical field of the invention can also understand that technology of the present invention is not limited to above-mentioned two embodiment.For example, driving circuit 206 also can be arranged on the substrate 202, can be arranged in the lump on the substrate 202 together with picture element matrix 204 as the offset buffer 206b among Fig. 2.Perhaps, driving circuit 206 also can only utilize offset buffer 206 correspondences to couple first transmission line T1～Tn, to export first control signal, this moment, for example first control signal that first switch coupled of corresponding gate lines G i was an output signal that couples i+1 offset buffer 206b of next stage gate lines G (i+1).As long as do not influencing under the aperture opening ratio, utilize voltage to adjust element output device high level or low level operating voltage, reach the purpose of improving gate delay or reducing the ripple phenomenon, neither disengaging technical scope of the present invention.
Flat-panel screens that the above embodiment of the present invention is disclosed and display panel thereof, driving circuit is by the transmission line output control signal that is arranged at the outer substrate regions of picture element matrix, adjust element output function voltage with control voltage, reach the purpose of improving gate delay and not influencing aperture opening ratio.In addition, also optionally design voltage is adjusted the work period of element output function voltage and is effectively reduced the ripple phenomenon, significantly promotes the picture output quality of display panel.
In sum; though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; those skilled in the art can be used for a variety of modifications and variations under the premise without departing from the spirit and scope of the present invention, so protection scope of the present invention is as the criterion with claim of the present invention.
Claims (19)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100680138A CN100405454C (en) | 2006-03-23 | 2006-03-23 | Flat panel display and display panel thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100680138A CN100405454C (en) | 2006-03-23 | 2006-03-23 | Flat panel display and display panel thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1825418A true CN1825418A (en) | 2006-08-30 |
| CN100405454C CN100405454C (en) | 2008-07-23 |
Family
ID=36936058
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100680138A Expired - Fee Related CN100405454C (en) | 2006-03-23 | 2006-03-23 | Flat panel display and display panel thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100405454C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101447177B (en) * | 2009-01-05 | 2011-06-08 | 友达光电股份有限公司 | Display capable of actively adjusting driving voltage, voltage compensation circuit and driving method |
| WO2017024651A1 (en) * | 2015-08-13 | 2017-02-16 | 深圳市华星光电技术有限公司 | Liquid crystal display preventing goa substrate from permanent overheat damage |
| CN110867931A (en) * | 2019-12-09 | 2020-03-06 | Oppo广东移动通信有限公司 | Wireless charging module, wireless charging table and wireless charging method |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101006450B1 (en) * | 2004-08-03 | 2011-01-06 | 삼성전자주식회사 | Liquid crystal display |
| CN1318908C (en) * | 2004-08-18 | 2007-05-30 | 友达光电股份有限公司 | Thin film transistor array |
-
2006
- 2006-03-23 CN CNB2006100680138A patent/CN100405454C/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101447177B (en) * | 2009-01-05 | 2011-06-08 | 友达光电股份有限公司 | Display capable of actively adjusting driving voltage, voltage compensation circuit and driving method |
| WO2017024651A1 (en) * | 2015-08-13 | 2017-02-16 | 深圳市华星光电技术有限公司 | Liquid crystal display preventing goa substrate from permanent overheat damage |
| CN110867931A (en) * | 2019-12-09 | 2020-03-06 | Oppo广东移动通信有限公司 | Wireless charging module, wireless charging table and wireless charging method |
| CN110867931B (en) * | 2019-12-09 | 2024-03-19 | Oppo广东移动通信有限公司 | Wireless charging module, wireless charging table and wireless charging method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100405454C (en) | 2008-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2019242118A1 (en) | Display device and driving method | |
| CN1269096C (en) | Liquid crystal display device and method for driving liquid crystal display device | |
| CN1272662C (en) | Liquid crystal display, device for driving said display and method for producing grey scale voltage | |
| CN1573459A (en) | Display driving device and method and liquid crystal display apparatus having the same | |
| CN1504986A (en) | Method and apparatus for driving a thin film transistor liquid crystal display | |
| JP3622592B2 (en) | Liquid crystal display | |
| CN1877668A (en) | Apparatus and method for driving gate lines in a flat panel display | |
| WO2017036081A1 (en) | Array panel, display device and drive method | |
| CN1877405A (en) | Liquid crystal displaying apparatus using data line driving circuit | |
| CN1702497A (en) | Shift register and liquid crystal display device using the same | |
| CN1848226A (en) | Strobe driving device for display device and display device thereof | |
| CN1848232A (en) | Semiconductor integrated circuits for driving liquid crystal displays | |
| CN1904982A (en) | Display device using enhanced gate driver | |
| CN1896813A (en) | Method for driving liquid crystal panel, and liquid crystal display device | |
| CN1808250A (en) | Thin film transistor array panel and display device | |
| CN101055708A (en) | Driving method | |
| CN1650226A (en) | Liquid crystal display and its driving method | |
| WO2013174109A1 (en) | Array substrate, liquid crystal display panel and liquid crystal display device | |
| CN1940686A (en) | Display device | |
| WO2017088268A1 (en) | Array substrate having data line sharing framework | |
| CN1677476A (en) | Liquid crystal display and its driving method | |
| CN1170266C (en) | Liquid crystal display device and its driving circuit | |
| CN1896853A (en) | Array substrate and display device having the same | |
| CN1513129A (en) | Driving method of liquid crystal display element and liquid crystal display device using the driving method | |
| TW201312535A (en) | LCD panel with the dual gate structure and the driving method of the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080723 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |