[go: up one dir, main page]

CN1340212A - 集成电路器件、用于智能卡的电子部件及制造该器件的方法 - Google Patents

集成电路器件、用于智能卡的电子部件及制造该器件的方法 Download PDF

Info

Publication number
CN1340212A
CN1340212A CN00803604A CN00803604A CN1340212A CN 1340212 A CN1340212 A CN 1340212A CN 00803604 A CN00803604 A CN 00803604A CN 00803604 A CN00803604 A CN 00803604A CN 1340212 A CN1340212 A CN 1340212A
Authority
CN
China
Prior art keywords
active layer
integrated circuit
thickness
extra play
active
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN00803604A
Other languages
English (en)
Other versions
CN1207782C (zh
Inventor
伊维斯·赖格诺克斯
埃里克·丹尼尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Axalto SA
Original Assignee
Schlumberger SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schlumberger SA filed Critical Schlumberger SA
Publication of CN1340212A publication Critical patent/CN1340212A/zh
Application granted granted Critical
Publication of CN1207782C publication Critical patent/CN1207782C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Credit Cards Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

本发明涉及集成电路器件,特别是制造用于智能卡的智能卡电子部件。该集成电路器件包括:一个有源层(32),该有源层包括其中形成有集成电路的半导体材料、并具有一个设置有多个电连接端子(36)的表面(34)和一个第二表面,其中所说表面具有小于100μm的厚度,以及一个附加层(40),该附加层具有一个附着在有源层的有源表面的第一表面(42)、一个第二表面(44)和一个侧面(48),其中附加层具有多个凹槽(46),每个凹槽通过附加层的总厚度伸展并从接触端子(36)延伸到所说侧面(48)。

Description

集成电路器件、用于智能卡的 电子部件及制造该器件的方法
本发明涉及集成电路器件、利用集成电路器件用于智能卡的电子部件以及制造所说器件的方法。
更确切的讲，本发明涉及半导体芯片的制造，在半导体芯片中形成有集成电路，所述芯片具有一种结构以至可以制造出用于缩减了厚度的智能卡的电子部件。
众所周知，智能卡基本上由长方体形的塑料体并在其中嵌入电子部件制成，智能卡具体用作银行卡、如信用卡以及用于不同服务的支付卡，电子部件最常规地将半导体芯片附着在设置有外围电接触焊盘的绝缘衬底上制成。当卡中嵌入这种器件时，这些外围焊盘能使半导体芯片中的电路和读-写器件中的电路之间形成电连接。
根据通行的标准，卡体应具有大约0.8mm的厚度。应当理解，电子部件的厚度是卡体的一个重要参数，便于卡体中电子部件的嵌入，并确保卡体和电子部件之间的正常机械结合以及电子部件的结构完整。
在附图1中，示出了用于智能卡的电子部件的纵向剖面，该智能卡根据公知技术制造。电子部件10实质上由半导体芯片12组成，在半导体芯片中形成有集成电路，具有有源表面14的该芯片设置有电连接端子16。半导体芯片12通过粘结层19附着在绝缘衬底18上。绝缘衬底18的外表面18a设置有外接触焊盘20以至与读-写器件形成电连接。芯片12的端子16通过例如24的引线与外焊盘20连接。根据公知的方法，绝缘衬底由电引线24的窗口26组成，因而避免了两面印刷电路的使用。为了保证芯片12和电引线24的电完整性，用绝缘材料如环氧树脂将它们封装62。
在一些情况下，导电引线可以用连接绝缘衬底上的芯片端子与外围焊盘的其它导电元件代替。
利用这种制造技术，获得具有大约0.6mm的总厚度的电子部件，以至可与0.8mm厚度的卡体相匹配。
允许缩减这种厚度的技术很难实施。技术的要点是缩减芯片的厚度，芯片厚度按照惯例大约为180μm，但这种厚度却难以接受地降低了芯片的强度。一方面同样可能缩减厚度，却导致了电布线24或相关的电连接元件的弯曲。然而，这就需要采用昂贵的称为“锲形焊点”技术。最终，可以预期地缩减封装62的绝缘树脂的厚度。然而这种缩减将降低整个电子部件的强度。
本发明的第一个目的是提供一种集成电路器件，可以制造出用于智能卡的具有一个缩减厚度的电子部件而没有上述技术的缺点。
为了实现该目的，根据本发明，集成电路器件的特征在于，集成电路器件包含包括一个其中形成有集成电路的半导体材料的有源层和附加层，该有源层具有一个设置有多个电接触端子的有源表面和一个第二表面，其中所说层具有小于100μm的厚度，附加层具有一个附着在有源层的有源表面的第一表面、一个第二表面和一个侧面，其中所说附加层具有多个凹槽，每个凹槽通过附加层的总厚度伸展，并从接触端子延伸到所说侧面。
应当理解，由于缩减了有源层的厚度，在有源层的有源表面上形成接触端子，当形成电子部件时，这些接触端子紧靠附着在绝缘衬底上的集成电路器件的表面。也应当理解，由于存在开在附加层的侧面的凹槽，当形成电子部件时，在布线中提供连接是可能的，布线集成地设置在包括附加层的上表面的平面之下。应当理解相对于在先所述类型的电子部件的厚度实质上是缩减了电子部件的最终厚度。
本发明也涉及用于智能卡的电子模块，该电子模块利用上述所限定类型的集成电路器件，并进一步包括设置有外电接触焊盘的外表面和内表面的绝缘衬底和多个引线，其中所说集成电路器件通过有源层的第二表面附着在衬底的内表面，每个引线具有连接到接触端子的第一端和连接到外接触焊盘的第二端并被整个设置在包括附加层的第二表面的平面和绝缘衬底之间。
本发明也涉及一种用于制造上述所限定类型的集成电路器件的方法，其特征在于包括步骤：
提供具有凹槽的所说附加层，
提供具有接触端子的有源表面和第二表面的有源层，其中所说层具有一个标准厚度；
将附加层附着在有源层的有源表面上；以及
从有源层的第二表面加工有源层以便提供小于100μm厚度的有源层。
应当理解，根据该方法，起始元件为具有标准厚度即大约180μm的有源层，该有源层附着在附加层上，其本身具有一定厚度。因此，当根据总的尺寸以使组件保持足够的机械强度时，获得用于加工该有源层的非有源表面的一个足够厚的组件。
从以下的实施例的详细描述中将清楚表明本发明的其它特征和优点，通过非限定的实例并参照相应附图给出本发明的实施例，其中：
图1，已描述，表示一种用于标准智能卡的电子部件的纵向剖面图。
图2A和2B表示根据本发明的电子部件的两个制造步骤的纵向剖面图。
图3表示电子部件沿着图2B中的III-III线的横向剖面图。
图4A-4C表示集成电路器件的制造方法的各个步骤。
首先参照图2和图3，将对集成电路器件或利用相同器件的电子芯片和电子部件进行描述。
集成电路器件30实质上由半导体材料的有源层32组成，该半导体材料典型为硅，其内部形成有不同的集成电路。该有源层32具有有源表面34，其内部形成有电接触端子和附着表面38。集成电路30还包括附加层40，附加层的第一表面42通过任何适合的方法例如聚合物形成的内密封层附着在有源层32的有源表面上，并且附加层的上表面44空闲。附加层40也可以方便地由硅制成，但具有物理特性相似于硅，特别涉及它的热膨胀系数的其它材料也能使用。通过附加层40执行的功能之一是为了形成防止相对于有源层的集成电路能执行的欺骗企图(fraud attempts)的保护层。
更清楚地表示在图3中，附加层40设置有凹槽，例如表示为46的一个凹槽(给出的实例中有五个连接端子36和五个凹槽46)。每个凹槽46在附加层的整个厚度上伸展并从接触端子36处延伸到附加层40的侧面48。换句话讲，这些凹槽横向地开在附加层中。
根据上面所述的实施例，附加层的厚度e1为140μm，有源层的厚度e2为40μm。因此，集成电路器件的总厚度为180μm，相当于标准芯片的厚度。
更一般的讲，有源层的厚度小于100μm，该减缩的厚度可以通过利用下述的制造方法获得。然而，有源层的厚度e2的范围最好为5至大约50μm。
有源层的厚度因此比半导体芯片的厚度显著地厚。特别地，根据本发明的实施例，因为在通过附加层和设立有有源层的半导体芯片形成的组件的总厚度中有效的设置引线布线，因此就产生了一个薄的部件。
附加层基本上整个地或完全覆盖有源层的有源表面，当然，除凹槽外。更确切的，在扣除掉所说的附加层中形成的相应于凹槽的表面面积之后，有源层的有源表面的表面面积基本上与附加层的第一表面的表面面积相同。因此，加工有源层使其厚度减少到所需的值是可能的。此外，由于附加层保护有源层，因此有源层/附加层组件可以承受更强的机械应力。
因此，应当注意到在半导体芯片中有和连接端子一样多的凹槽的优点以及这些凹槽表明附加层的总表面面积的缩减部分。
为了形成电子部件，集成电路器件30利用粘结材料层52附着在绝缘支撑体50上，绝缘衬底的外表面54设置有外电接触焊盘56。在每个焊盘56的正面的绝缘衬底中设置有窗口，如窗口58。例如由金形成的引线布线60的一端附着在连接端子36上，另一端通过窗口58附着在外电接触焊盘56的背面上。应当理解，因为有源层32的厚度非常小，所以端子36紧靠绝缘衬底50。这就容许整个挠曲的引线布线60设置在包括附加层40的上表面44的平面pp之下。
假如用长条状的电连接元件代替引线布线，相同的方法将有效。
为了完成电子部件，仅仅需要形成封装62，该封装具有由上述描述的措施缩减为h的总厚度。
在实施例的描述中，假如考虑了位于衬底和集成电路器件之间的粘结层的厚度，则封装的总厚度h为310μm。当绝缘衬底的典型厚度e3为170μm时，获得的电子部件就具有480μm的厚度。这就表明相对于标准的电子部件缩减了非常大的厚度。
现在参见图4A、4B和4C，将对制造集成电路器件30的主要步骤进行解释。
图4A表示第一步骤，利用任何适合的方法切割硅晶片，硅晶片上形成有凹槽46的附加层40。附加层可以由任何材料形成。它的厚度e1最好在100至200μm的范围。
下一个步骤由图4B表示，将附加层40附着在设置有连接端子36的半导体芯片50的有源表面72上。该芯片具有大约180μm的标准厚度d。
最后一个步骤由图4C表示，利用任何适合的方法加工芯片70的非有源表面74直至缩减它的厚度e2到典型值40μm，从而获得有源层32。
由于附加层40的存在，在所述实施例中集成电路器件30具有大约180μm的总厚度。虽然有源层32本身具有的厚度e2不提供此机械强度性能，但是由此可获得一种足够机械强度的元件。因此，正如已经进行的解释，所获得的元件的主要优点是接触端子36紧紧靠近元件粘附表面38。

Claims (7)

1.一种集成电路器件，其特征在于包括：
一个有源层，该有源层包括半导体材料，其内形成有集成电路，并且该集成电路具有一个设置有多个电连接端子的有源表面和一个第二表面，其中所说层的厚度小于100μm，以及
一个附加层，该附加层具有一个附着在有源层的有源表面的第一表面、一个第二表面和一个侧面，其中附加层具有多个凹槽，每个凹槽通过附加层的总厚度伸展并从接触端子延伸到所说侧面，以及其中
附加层基本上覆盖除凹槽之外的有源层的整个表面。
2.根据权利要求1的集成电路器件，其特征在于有源层的厚度范围为5至大约50μm。
3.根据权利要求2的集成电路器件，其特征在于附加层的厚度范围为100至200μm。
4.根据权利要求1至3的任何一个的集成电路器件，其特征在于用与有源层相同的半导体材料形成附加层。
5.一种用于智能卡的电子部件，其特征在于包括：
根据权利要求1至4的任何一个的集成电路器件，
一个绝缘衬底，该绝缘衬底具有一个设置有外电接触焊盘的外表面和一个内表面，其中所说集成电路器件通过有源层的第二表面附着在衬底的内表面，以及
多个电引线，每个引线具有连接到接触端子的第一端和连接到外接触焊盘的第二端，并且整个设置在包含附加层的第二表面的平面和绝缘衬底之间。
6.根据权利要求5的电子部件，其特征在于绝缘衬底包含窗口，每个窗口设置于外电接触焊盘。
7.一种根据权利要求1至4的任何一个的集成电路器件的制造方法，其特征在于包括步骤：
提供具有凹槽的所说附加层；
提供有源层，该有源层具有与接触端子的有源表面和第二表面，其中所说层具有标准厚度；将附加层附着到有源层的有源表面；以及从有源层的第二表面加工有源层以便提供厚度小于100μm的有源层。
CNB008036047A 1999-01-27 2000-01-18 集成电路器件、用于智能卡的电子部件及制造该器件的方法 Expired - Fee Related CN1207782C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9900858A FR2788882A1 (fr) 1999-01-27 1999-01-27 Dispositif a circuits integres, module electronique pour carte a puce utilisant le dispositif et procede de fabrication dudit dispositif
FR99/00858 1999-01-27

Publications (2)

Publication Number Publication Date
CN1340212A true CN1340212A (zh) 2002-03-13
CN1207782C CN1207782C (zh) 2005-06-22

Family

ID=9541247

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB008036047A Expired - Fee Related CN1207782C (zh) 1999-01-27 2000-01-18 集成电路器件、用于智能卡的电子部件及制造该器件的方法

Country Status (9)

Country Link
US (1) US7208822B1 (zh)
EP (1) EP1147557B1 (zh)
JP (1) JP2002536733A (zh)
CN (1) CN1207782C (zh)
AT (1) ATE376254T1 (zh)
DE (1) DE60036784T2 (zh)
ES (1) ES2293891T3 (zh)
FR (1) FR2788882A1 (zh)
WO (1) WO2000045434A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1316620C (zh) * 2003-10-27 2007-05-16 精工爱普生株式会社 半导体芯片
WO2015010638A1 (zh) * 2013-07-24 2015-01-29 精材科技股份有限公司 晶片封装体

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10111028A1 (de) * 2001-03-07 2002-09-19 Infineon Technologies Ag Chipkartenmodul
US7449780B2 (en) * 2003-03-31 2008-11-11 Intel Corporation Apparatus to minimize thermal impedance using copper on die backside
US20060270106A1 (en) * 2005-05-31 2006-11-30 Tz-Cheng Chiu System and method for polymer encapsulated solder lid attach
USD707682S1 (en) * 2012-12-05 2014-06-24 Logomotion, S.R.O. Memory card
US9117721B1 (en) * 2014-03-20 2015-08-25 Excelitas Canada, Inc. Reduced thickness and reduced footprint semiconductor packaging

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3029667A1 (de) * 1980-08-05 1982-03-11 GAO Gesellschaft für Automation und Organisation mbH, 8000 München Traegerelement fuer einen ic-baustein
DE3151408C1 (de) * 1981-12-24 1983-06-01 GAO Gesellschaft für Automation und Organisation mbH, 8000 München Ausweiskarte mit einem IC-Baustein
JPS6091489A (ja) * 1983-10-24 1985-05-22 Nippon Telegr & Teleph Corp <Ntt> 静電対策ｉｃカ−ド
FR2584235B1 (fr) * 1985-06-26 1988-04-22 Bull Sa Procede de montage d'un circuit integre sur un support, dispositif en resultant et son application a une carte a microcircuits electroniques
JPH022095A (ja) * 1988-06-10 1990-01-08 Ricoh Co Ltd Ｉｃモジュールの製造方法及びｉｃモジュール用基材
US5155068A (en) * 1989-08-31 1992-10-13 Sharp Kabushiki Kaisha Method for manufacturing an IC module for an IC card whereby an IC device and surrounding encapsulant are thinned by material removal
US4975761A (en) * 1989-09-05 1990-12-04 Advanced Micro Devices, Inc. High performance plastic encapsulated package for integrated circuit die
JPH04207061A (ja) * 1990-11-30 1992-07-29 Shinko Electric Ind Co Ltd 半導体装置
US5173764A (en) * 1991-04-08 1992-12-22 Motorola, Inc. Semiconductor device having a particular lid means and encapsulant to reduce die stress
JPH04341896A (ja) * 1991-05-20 1992-11-27 Hitachi Ltd 半導体装置及びメモリーカード
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
KR100209782B1 (ko) * 1994-08-30 1999-07-15 가나이 쓰도무 반도체 장치
KR100366111B1 (ko) * 1994-11-08 2003-03-06 오끼 덴끼 고오교 가부시끼가이샤 수지봉합형 반도체장치의 구조
DE4443767A1 (de) * 1994-12-08 1996-06-13 Giesecke & Devrient Gmbh Elektronisches Modul und Datenträger mit elektrischem Modul
JP3487524B2 (ja) * 1994-12-20 2004-01-19 株式会社ルネサステクノロジ 半導体装置及びその製造方法
US5648684A (en) * 1995-07-26 1997-07-15 International Business Machines Corporation Endcap chip with conductive, monolithic L-connect for multichip stack
FR2738077B1 (fr) * 1995-08-23 1997-09-19 Schlumberger Ind Sa Micro-boitier electronique pour carte a memoire electronique et procede de realisation

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1316620C (zh) * 2003-10-27 2007-05-16 精工爱普生株式会社 半导体芯片
WO2015010638A1 (zh) * 2013-07-24 2015-01-29 精材科技股份有限公司 晶片封装体

Also Published As

Publication number Publication date
US7208822B1 (en) 2007-04-24
FR2788882A1 (fr) 2000-07-28
JP2002536733A (ja) 2002-10-29
WO2000045434A1 (fr) 2000-08-03
ATE376254T1 (de) 2007-11-15
CN1207782C (zh) 2005-06-22
DE60036784D1 (de) 2007-11-29
DE60036784T2 (de) 2008-07-24
EP1147557A1 (fr) 2001-10-24
ES2293891T3 (es) 2008-04-01
EP1147557B1 (fr) 2007-10-17

Similar Documents

Publication Publication Date Title
KR100226737B1 (ko) 반도체소자 적층형 반도체 패키지
US7112875B1 (en) Secure digital memory card using land grid array structure
EP0522518B1 (en) Stacked chip assembly and manufacturing method therefor
RU2190879C2 (ru) Карта со встроенным кристаллом ис и полупроводниковый кристалл ис для применения в карте
CN1215921A (zh) 模压球栅阵列型半导体器件及其制造方法
US7473584B1 (en) Method for fabricating a fan-in leadframe semiconductor package
US20080277803A1 (en) Semiconductor device
US6965159B1 (en) Reinforced lead-frame assembly for interconnecting circuits within a circuit module
US20020109216A1 (en) Integrated electronic device and integration method
JPH07509104A (ja) 半導体チップを封止する方法，この方法によって得られる装置，及び３次元のチップの相互接続への適用
US20100193922A1 (en) Semiconductor chip package
KR100514023B1 (ko) 반도체장치
US20040104457A1 (en) High density chip scale leadframe package and method of manufacturing the package
CN1122942C (zh) 用于芯片卡内安装的半导体芯片的载体元件
EP0378209A2 (en) Hybrid resin-sealed semiconductor device
WO2007148782A1 (ja) 樹脂封止型半導体装置とその製造方法、半導体装置用基材および積層型樹脂封止型半導体装置
US7109570B2 (en) Integrated circuit package with leadframe enhancement and method of manufacturing the same
CN1207782C (zh) 集成电路器件、用于智能卡的电子部件及制造该器件的方法
KR100366111B1 (ko) 수지봉합형 반도체장치의 구조
JP3274963B2 (ja) 半導体装置
US7151013B2 (en) Semiconductor package having exposed heat dissipating surface and method of fabrication
CN106067447B (zh) 半导体封装件及其制造方法
US7508055B2 (en) High heat release semiconductor and method for manufacturing the same
JP2007250703A (ja) 半導体装置及びその製造方法
JP4876818B2 (ja) 樹脂封止型半導体装置とその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee

Owner name: AXALTO CO., LTD.

Free format text: FORMER NAME OR ADDRESS: SCHLUMBERGER SYSTEMS

CP01 Change in the name or title of a patent holder

Address after: Monte Carlo, France

Patentee after: Axalto S. A.

Address before: Monte Carlo, France

Patentee before: Schlumberger Industries

C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee