CN118157659A - Odd-number frequency dividing circuit - Google Patents
Odd-number frequency dividing circuit Download PDFInfo
- Publication number
- CN118157659A CN118157659A CN202410564922.9A CN202410564922A CN118157659A CN 118157659 A CN118157659 A CN 118157659A CN 202410564922 A CN202410564922 A CN 202410564922A CN 118157659 A CN118157659 A CN 118157659A
- Authority
- CN
- China
- Prior art keywords
- rising edge
- trigger
- flip
- output end
- odd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000630 rising effect Effects 0.000 claims abstract description 104
- 238000010586 diagram Methods 0.000 description 5
- 102100038023 DNA fragmentation factor subunit beta Human genes 0.000 description 3
- 101100277639 Homo sapiens DFFB gene Proteins 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 102100038026 DNA fragmentation factor subunit alpha Human genes 0.000 description 1
- 101000950906 Homo sapiens DNA fragmentation factor subunit alpha Proteins 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/02—Input circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/08—Output circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/502—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two
- H03K23/505—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two with a base which is an odd number
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
The invention discloses an odd-number frequency dividing circuit. The clock signals of the first rising edge D trigger to the N-2 rising edge D trigger and the N rising edge D trigger are inputted into CLKP, the clock signals of the N-1 rising edge D trigger are inputted into CLKN, the input end of the first rising edge D trigger is connected with the output end of the NAND gate, the output ends of the N-1 rising edge D trigger and the N rising edge D trigger are respectively connected with the input end of the NAND gate, the output end of the first inverter is respectively connected with the input end of the second inverter and the clock ports of the N-1 rising edge D trigger, the output end of the second inverter is respectively connected with the clock ports of the first rising edge D trigger to the N-2 rising edge D trigger and the N rising edge D trigger, and the output end of the NAND gate is connected with the input end of the third inverter. The odd-number frequency dividing circuit of the invention has an output duty ratio of 50% and low power consumption.
Description
Technical Field
The present invention relates to the field of integrated circuit design, and in particular, to an odd-number frequency dividing circuit.
Background
In multiband or multistandard applications, frequency dividers are widely used for expanding the frequency range. When using an even divider we can easily get a signal with a 50% duty cycle. But the duty cycle of a conventional odd divider is not equal to 50%. For example, conventional divide-by-five dividers can achieve a duty cycle of 60% or 40%. Such imperfect signals may cause even harmonics, degrading circuit performance. To avoid this, many odd-numbered frequency dividing circuits outputting 50% duty ratio have been proposed, but most of them are complex in structure, and some even require the use of a calibration circuit, resulting in increased power consumption.
Disclosure of Invention
The invention provides an odd-number frequency division circuit, which can improve the problem that the duty ratio of an output signal is not 50%.
In order to achieve the above object, the present invention provides the following solutions:
An odd-numbered frequency dividing circuit includes: the number of the rising edge D triggers is N, the number of the inverters is 3, the number of the NAND gates is 1, the first rising edge D trigger to the nth rising edge D trigger are sequentially connected, clock signals of the first rising edge D trigger to the N-2 rising edge D trigger and the nth rising edge D trigger are input into CLKP, inverse relation exists between the clock signals of the N-1 rising edge D trigger and CLKP, the input end of the first rising edge D trigger is connected with the output end of the NAND gate, the output end of the N-1 rising edge D trigger is connected with the input end of the NAND gate, the output end of the first inverter is connected with the input end of the second inverter and the clock ports of the N-1 rising edge D trigger, the output end of the second inverter is connected with the output end of the first rising edge D trigger to the output end of the second inverter, the output end of the second inverter is connected with the rising edge D trigger and the output end of the N-1 rising edge D trigger is connected with the output end of the rising edge D trigger.
Optionally, the reset state of each rising edge D flip-flop is a low level trigger.
Optionally, when the reset signal is at a low level, that is, the circuit is in a reset state, each of the flip-flop outputs is at a low level, and the nand gate outputs are at a high level; when the reset signal goes from low to high, the circuit begins to operate.
Optionally, when the odd-numbered frequency dividing circuit is a divide-by-five circuit, the divide-by-five circuit includes four rising edge D flip-flops, three inverters, and one nand gate.
Optionally, the four rising edge D flip-flops output Data at the time of coming the rising edge of the CLK clock signal respectively, and the output at the rest time remains unchanged, and the output frequency of the four rising edge D flip-flops is one fifth of the CLK signal, and the signal duty ratio is 60%.
Optionally, the clock signals of the first rising edge D flip-flop, the second rising edge D flip-flop and the fourth rising edge D flip-flop are input as CLKP, and the output ends of the first rising edge D flip-flop, the second rising edge D flip-flop and the fourth rising edge D flip-flop have a phase difference of one CLK clock period in sequence.
According to the specific embodiment provided by the invention, the invention discloses the following technical effects:
The invention provides an odd-number frequency dividing circuit, which comprises: the device comprises rising edge D triggers, inverters and NAND gates, wherein the number of the rising edge D triggers is N, the number of the inverters is 3, the number of the NAND gates is 1, the first rising edge D trigger to the nth rising edge D trigger are sequentially connected, clock signals of the first rising edge D trigger to the (N-2) th rising edge D trigger and the nth rising edge D trigger are input into CLKP, the clock signals of the (N-1) th rising edge D trigger are input into CLKP, inverse relation exists between the CLKP and the CLKN, the input end of the first rising edge D trigger is connected with the output end of the NAND gate, the output end of the (N-1) th rising edge D trigger and the output end of the (N-1) th rising edge D trigger are respectively connected with the input end of the second rising edge D trigger and the clock ports of the (N-1) th rising edge D trigger, the output end of the second rising edge D trigger is respectively connected with the clock ports of the first rising edge D trigger to the (N-2) th rising edge D trigger and the output end of the same, and the output end of the third rising edge D trigger is connected with the output end of the third rising edge D trigger. The odd-number frequency dividing circuit has the advantages of simple structure, 50% output duty ratio, low power consumption and the like, and is very suitable for application requirements of the odd-number frequency dividing circuit.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions of the prior art, the drawings that are needed in the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a block diagram of a divide-by-five circuit;
FIG. 2 is a timing diagram of the divide-by-five circuit operation;
FIG. 3 is a block diagram of a divide-by-N circuit;
fig. 4 is a block diagram of a divide-by-seven circuit configuration.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The invention provides an odd-number frequency division circuit, which can improve the problem that the duty ratio of an output signal is not 50%.
In order that the above-recited objects, features and advantages of the present invention will become more readily apparent, a more particular description of the invention will be rendered by reference to the appended drawings and appended detailed description.
Example 1:
An odd-numbered frequency dividing circuit includes: the number of the rising edge D triggers is N, the number of the inverters is 3, the number of the NAND gates is 1, the first rising edge D trigger to the nth rising edge D trigger are sequentially connected, clock signals of the first rising edge D trigger to the N-2 rising edge D trigger and the nth rising edge D trigger are input into CLKP, inverse relation exists between the clock signals of the N-1 rising edge D trigger and CLKP, the input end of the first rising edge D trigger is connected with the output end of the NAND gate, the output end of the N-1 rising edge D trigger is connected with the input end of the NAND gate, the output end of the first inverter is connected with the input end of the second inverter and the clock ports of the N-1 rising edge D trigger, the output end of the second inverter is connected with the output end of the first rising edge D trigger to the output end of the second inverter, the output end of the second inverter is connected with the rising edge D trigger and the output end of the N-1 rising edge D trigger is connected with the output end of the rising edge D trigger.
The reset state of each rising edge D trigger is low level trigger. When the reset signal is low level, namely the circuit is in a reset state, the output of each trigger is low level, and the output of the NAND gate is high level; when the reset signal goes from low to high, the circuit begins to operate.
Example 2:
when the odd-number frequency dividing circuit is a divide-by-five frequency dividing circuit, the divide-by-five frequency dividing circuit comprises four rising edge D flip-flops, three inverters and a NAND gate. Wherein the CLK inputs of the rising edge D flip-flops DFF1, DFF2, and DFF4 are CLKP and the CLK input of DFF3 is CLKN. A block diagram of the divide-by-five circuit is shown in figure 1,
The working sequence of the divide-by-five circuit is shown in fig. 2, the four rising edge D flip-flops output Data end Data in the rising edge of the CLK clock signal at time respectively, the output of the four rising edge D flip-flops is kept unchanged at other time, the output frequency of the four rising edge D flip-flops is one fifth of the CLK signal, and the signal duty ratio is 60%.
The clock signals of the first rising edge D flip-flop, the second rising edge D flip-flop and the fourth rising edge D flip-flop are inputted as CLKP, and the output terminals of the first rising edge D flip-flop, the second rising edge D flip-flop and the fourth rising edge D flip-flop have a phase difference of one CLK clock period in sequence, that is, the output terminals Q1, Q2 and Q4 have a phase difference of one CLK clock period in sequence. The clock signal CLKN of the flip-flop DFF3 has an inverse relationship with the clock signal CLKP of the flip-flop DFF4, and the output signals Q3 and Q4 of the two flip-flops have a phase difference of one half CLK period. Therefore, only Q3 and Q4 need be logically nand-operated to obtain a clock signal having a frequency of one fifth of the CLK signal and a duty cycle of 50%.
The odd-number frequency dividing circuit provided by the invention has the advantages of simple structure, 50% of output duty ratio, low power consumption and the like, and is very suitable for application requirements of the odd-number frequency dividing circuit. As shown in fig. 3, this structure can also satisfy any odd-numbered division scenario by cascading D flip-flops between flip-flops DFF2 and DFF 3. For example, if 1D flip-flop is cascaded between DFF2 and DFF3 on the basis of divide-by-five circuit, then the structure becomes a divide-by-seven circuit as shown in fig. 4.
In the present specification, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different point from other embodiments, and identical and similar parts between the embodiments are all enough to refer to each other. For the system disclosed in the embodiment, since it corresponds to the method disclosed in the embodiment, the description is relatively simple, and the relevant points refer to the description of the method section.
The principles and embodiments of the present invention have been described herein with reference to specific examples, the description of which is intended only to assist in understanding the methods of the present invention and the core ideas thereof; also, it is within the scope of the present invention to be modified by those of ordinary skill in the art in light of the present teachings. In view of the foregoing, this description should not be construed as limiting the invention.
Claims (6)
1. An odd-numbered dividing circuit, characterized by comprising: the number of the rising edge D triggers is N, the number of the inverters is 3, the number of the NAND gates is 1, the first rising edge D trigger to the nth rising edge D trigger are sequentially connected, clock signals of the first rising edge D trigger to the N-2 rising edge D trigger and the nth rising edge D trigger are input into CLKP, inverse relation exists between the clock signals of the N-1 rising edge D trigger and CLKP, the input end of the first rising edge D trigger is connected with the output end of the NAND gate, the output end of the N-1 rising edge D trigger is connected with the input end of the NAND gate, the output end of the first inverter is connected with the input end of the second inverter and the clock ports of the N-1 rising edge D trigger, the output end of the second inverter is connected with the output end of the first rising edge D trigger to the output end of the second inverter, the output end of the second inverter is connected with the rising edge D trigger and the output end of the N-1 rising edge D trigger is connected with the output end of the rising edge D trigger.
2. The odd-numbered divider circuit of claim 1, wherein the reset state of each rising edge D flip-flop is a low level trigger.
3. The odd-numbered frequency dividing circuit according to claim 1, wherein when the reset signal is low, i.e., the circuit is in a reset state, each of the flip-flop outputs is low, and the nand gate output is high; when the reset signal goes from low to high, the circuit begins to operate.
4. The odd-numbered divider circuit of claim 2, wherein when the odd-numbered divider circuit is a divide-by-five divider circuit, the divide-by-five divider circuit comprises four rising edge D flip-flops, three inverters, and one nand gate.
5. The odd-numbered divider circuit according to claim 4, wherein four rising-edge D flip-flops each output Data at a timing when a rising edge of the CLK clock signal comes, and outputs at the remaining timings remain unchanged, and the four rising-edge D flip-flops each have an output frequency of one fifth of the CLK signal and a signal duty ratio of 60%.
6. The odd-numbered divider circuit of claim 4, wherein the clock signal input to the first rising edge D flip-flop, the second rising edge D flip-flop, and the fourth rising edge D flip-flop is CLKP, and the outputs of the first rising edge D flip-flop, the second rising edge D flip-flop, and the fourth rising edge D flip-flop are sequentially out of phase by one CLK clock period.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410564922.9A CN118157659B (en) | 2024-05-09 | 2024-05-09 | Odd-number frequency dividing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410564922.9A CN118157659B (en) | 2024-05-09 | 2024-05-09 | Odd-number frequency dividing circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN118157659A true CN118157659A (en) | 2024-06-07 |
| CN118157659B CN118157659B (en) | 2024-07-30 |
Family
ID=91288944
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202410564922.9A Active CN118157659B (en) | 2024-05-09 | 2024-05-09 | Odd-number frequency dividing circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN118157659B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5365119A (en) * | 1991-08-15 | 1994-11-15 | Nokia Mobile Phones Ltd. | Circuit arrangement |
| US20020171458A1 (en) * | 2001-05-18 | 2002-11-21 | Matsushita Electric Industrial Co. Ltd. | Odd -number factor frequency divider and 90o phase splitter which operates from output signal of the frequency divider |
| US6566918B1 (en) * | 2001-08-28 | 2003-05-20 | Xilinx, Inc. | Divide-by-N clock divider circuit with minimal additional delay |
| US20100046693A1 (en) * | 2008-08-21 | 2010-02-25 | Qualcomm Incorporated | Low power radio frequency divider |
| CN103633995A (en) * | 2012-08-24 | 2014-03-12 | 比亚迪股份有限公司 | Frequency divider circuit |
-
2024
- 2024-05-09 CN CN202410564922.9A patent/CN118157659B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5365119A (en) * | 1991-08-15 | 1994-11-15 | Nokia Mobile Phones Ltd. | Circuit arrangement |
| US20020171458A1 (en) * | 2001-05-18 | 2002-11-21 | Matsushita Electric Industrial Co. Ltd. | Odd -number factor frequency divider and 90o phase splitter which operates from output signal of the frequency divider |
| US6566918B1 (en) * | 2001-08-28 | 2003-05-20 | Xilinx, Inc. | Divide-by-N clock divider circuit with minimal additional delay |
| US20100046693A1 (en) * | 2008-08-21 | 2010-02-25 | Qualcomm Incorporated | Low power radio frequency divider |
| CN103633995A (en) * | 2012-08-24 | 2014-03-12 | 比亚迪股份有限公司 | Frequency divider circuit |
Non-Patent Citations (1)
| Title |
|---|
| 张涛;邹雪城;沈绪榜;: "锁相环频率合成器中分频器设计", 计算机与数字工程, no. 12, 20 December 2007 (2007-12-20), pages 144 - 147 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN118157659B (en) | 2024-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8248118B2 (en) | High-speed frequency divider and a phase locked loop that uses the high-speed frequency divider | |
| US20080219399A1 (en) | Frequency Divider With Symmetrical Output | |
| US8471607B1 (en) | High-speed frequency divider architecture | |
| US8829953B1 (en) | Programmable clock divider | |
| CN107302356B (en) | Reset delay phase frequency detector and phase-locked loop frequency synthesizer | |
| US10530375B1 (en) | High speed frequency divider | |
| US20090289671A1 (en) | Frequency divider circuit | |
| US8406371B1 (en) | Programmable divider circuitry for improved duty cycle consistency and related systems and methods | |
| US20070040593A1 (en) | Frequency divider and associated applications and methods | |
| US10177773B2 (en) | Programmable clock divider | |
| CN118157659B (en) | Odd-number frequency dividing circuit | |
| US20110089987A1 (en) | Multi-phase signals generator | |
| US6956922B2 (en) | Generating non-integer clock division | |
| US10749531B1 (en) | Multi-modulus frequency divider circuit | |
| CN108777575B (en) | Frequency divider | |
| US7342425B1 (en) | Method and apparatus for a symmetrical odd-number clock divider | |
| CN116781066A (en) | Frequency divider circuit | |
| EP4203316A1 (en) | Signal output circuit and delay signal output circuit | |
| CN212752241U (en) | Prescaler and frequency divider | |
| CN216699984U (en) | Synchronous and asynchronous hybrid counter and semiconductor device | |
| US20150030117A1 (en) | Shift frequency divider circuit | |
| CN111711447A (en) | Prescaler and frequency divider | |
| CN118367929B (en) | Multi-mode frequency divider for 0.5 frequency division stepping in phase-locked loop and calibration method | |
| CN116781065B (en) | High-speed asynchronous dual-mode prescaler, control method thereof and electronic equipment | |
| CN117081581B (en) | Synchronous nine-frequency-division circuit and nine-frequency-division signal generation method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |