[go: up one dir, main page]

CN117352625B - Micro LED micro display chip and preparation method - Google Patents

Micro LED micro display chip and preparation method Download PDF

Info

Publication number
CN117352625B
CN117352625B CN202311643755.9A CN202311643755A CN117352625B CN 117352625 B CN117352625 B CN 117352625B CN 202311643755 A CN202311643755 A CN 202311643755A CN 117352625 B CN117352625 B CN 117352625B
Authority
CN
China
Prior art keywords
layer
led
led unit
light
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202311643755.9A
Other languages
Chinese (zh)
Other versions
CN117352625A (en
Inventor
庄永漳
仉旭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Laiyu Optoelectronic Technology Suzhou Co ltd
Original Assignee
Laiyu Optoelectronic Technology Suzhou Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Laiyu Optoelectronic Technology Suzhou Co ltd filed Critical Laiyu Optoelectronic Technology Suzhou Co ltd
Priority to CN202311643755.9A priority Critical patent/CN117352625B/en
Publication of CN117352625A publication Critical patent/CN117352625A/en
Application granted granted Critical
Publication of CN117352625B publication Critical patent/CN117352625B/en
Priority to PCT/CN2024/130740 priority patent/WO2025118912A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/84Coatings, e.g. passivation layers or antireflective coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/16Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
    • H01L25/167Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/84Coatings, e.g. passivation layers or antireflective coatings
    • H10H20/841Reflective coatings, e.g. dielectric Bragg reflectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/857Interconnections, e.g. lead-frames, bond wires or solder balls
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/034Manufacture or treatment of coatings
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/036Manufacture or treatment of packages
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/036Manufacture or treatment of packages
    • H10H20/0364Manufacture or treatment of packages of interconnections

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)
  • Led Device Packages (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

本申请公开了MicroLED微显示芯片及制备方法,包括:驱动面板,包括多个第一触点;第一发光层,设于驱动面板上,包括多个第一LED单元;第二发光层,设于第一发光层的上方,包括多个阵列排布的第二LED单元;第一LED单元和第二LED单元在驱动面板上的正投影不重合;第一LED单元和相邻的至少一个第二LED单元均与对应的第一触点连接;第一LED单元和第二LED单元分别能够由驱动面板通过分时单独被驱动。本申请通过不同LED单元发出不同颜色的光,实现全彩显示,不同LED单元位于不同层并可共享第一触点,减少接触电阻,结构集成度更高且降低功耗,提高全彩发光稳定性,不同LED单元不重合,提高发光亮度。

This application discloses a MicroLED microdisplay chip and a preparation method, which includes: a driving panel, including a plurality of first contacts; a first luminescent layer, located on the driving panel, including a plurality of first LED units; a second luminescent layer, Above the first light-emitting layer, a plurality of second LED units arranged in an array are included; the orthographic projections of the first LED unit and the second LED unit on the driving panel do not overlap; the first LED unit and at least one adjacent third LED unit are The two LED units are both connected to corresponding first contacts; the first LED unit and the second LED unit can be driven independently by the driving panel through time sharing. This application uses different LED units to emit light of different colors to achieve full-color display. Different LED units are located on different layers and can share the first contact, reducing contact resistance. The structure is more integrated, reduces power consumption, and improves the stability of full-color lighting. properties, different LED units do not overlap, improving the luminous brightness.

Description

MicroLED微显示芯片及制备方法MicroLED microdisplay chip and preparation method

技术领域Technical field

本申请属于微显示技术领域,具体涉及一种MicroLED微显示芯片及制备方法。This application belongs to the field of micro-display technology, and specifically relates to a MicroLED micro-display chip and a preparation method.

背景技术Background technique

微显示MicroLED又称微型发光二极管,是指高密度集成的LED阵列,通过LED微缩化和矩阵化实现,与传统LED显示屏比较,MicroLED在晶粒、封装、集成工艺、背板、驱动等工艺均不相同。在MicroLED中,每一个LED像素单元都能自发光。由于同等面积的芯片上可以获得更高的集成数量,极大地提高了MicroLED光电转换效率,可以实现高分辨率高亮度的显示器设计。Microdisplay MicroLED, also known as micro light-emitting diode, refers to a high-density integrated LED array, which is realized through LED miniaturization and matrixing. Compared with traditional LED displays, MicroLED has many advantages in terms of die, packaging, integration process, backplane, driver and other processes. All are different. In MicroLED, each LED pixel unit can emit light by itself. Since a higher number of integrations can be achieved on a chip of the same area, the photoelectric conversion efficiency of MicroLED is greatly improved and high-resolution and high-brightness display designs can be realized.

全彩微显示有着广泛重要的应用价值,尤其是近眼显示,包括AR,VR等,然而实现全彩微显示的技术仍有着较大的提升空间。特别是,目前全彩MicroLED显示芯片中用于发出不同颜色光的LED像素单元层叠时RGB三原色存在大面积重叠,导致发光效率不高,且LED像素单元需要按照一定的顺序制备,制备难度较大。Full-color microdisplays have a wide range of important application values, especially near-eye displays, including AR, VR, etc. However, the technology to achieve full-color microdisplays still has a lot of room for improvement. In particular, when the LED pixel units used to emit different colors of light in current full-color MicroLED display chips are stacked, there is a large overlap of the three primary colors of RGB, resulting in low luminous efficiency. Moreover, the LED pixel units need to be prepared in a certain order, making the preparation difficult. .

发明内容Contents of the invention

发明目的:本发明的目的在于提供一种微型发光二极管,通过设置阻挡层保护反射层并减少接触电阻率;本发明的另一目的在于提供上述微型发光二极管的制备方法。Object of the invention: The object of the present invention is to provide a micro light-emitting diode, which protects the reflective layer and reduces the contact resistivity by setting a barrier layer; another object of the present invention is to provide a method for preparing the above-mentioned micro light-emitting diode.

技术方案:为实现上述发明目的,本发明提供一种MicroLED微显示芯片,包括:Technical solution: In order to achieve the above-mentioned object of the invention, the present invention provides a MicroLED microdisplay chip, including:

驱动面板,所述驱动面板包括多个第一触点;A driving panel, the driving panel includes a plurality of first contacts;

至少两个发光层,所述至少两个发光层包括第一发光层以及第二发光层;At least two light-emitting layers, the at least two light-emitting layers include a first light-emitting layer and a second light-emitting layer;

所述第一发光层设于所述驱动面板上;所述第一发光层包括多个第一LED单元,所述第一LED单元排布于所述驱动面板上,所述第一LED单元用于发出第一颜色光;The first light-emitting layer is provided on the driving panel; the first light-emitting layer includes a plurality of first LED units, the first LED units are arranged on the driving panel, and the first LED units are To emit light of the first color;

所述第二发光层设于所述第一发光层的上方,所述第二发光层包括多个阵列排布的第二LED单元,所述第二LED单元用于发出第二颜色光;The second light-emitting layer is disposed above the first light-emitting layer, the second light-emitting layer includes a plurality of second LED units arranged in an array, and the second LED units are used to emit light of a second color;

其中,所述第一LED单元和所述第二LED单元在所述驱动面板上的正投影不重合;所述第一LED单元的第二掺杂型半导体层和相邻的至少一个所述第二LED单元的第二掺杂型半导体层均与对应的所述第一触点电性连接;所述第一LED单元和所述第二LED单元分别能够由所述驱动面板通过分时单独被驱动。Wherein, the orthographic projections of the first LED unit and the second LED unit on the driving panel do not overlap; the second doped semiconductor layer of the first LED unit and the adjacent at least one third The second doped semiconductor layers of the two LED units are electrically connected to the corresponding first contacts; the first LED unit and the second LED unit can be individually controlled by the driving panel through time sharing. drive.

在一些实施例中,还包括:In some embodiments, it also includes:

所述至少两个发光层还包括第三发光层,第三发光层设于所述第二发光层的上方;所述第三发光层包括多个阵列排布的第三LED单元,所述第三LED单元用于发出第三颜色光;The at least two light-emitting layers further include a third light-emitting layer, and the third light-emitting layer is provided above the second light-emitting layer; the third light-emitting layer includes a plurality of third LED units arranged in an array, and the third light-emitting layer A three-LED unit is used to emit a third color of light;

其中,所述第三LED单元与所述第一LED单元、所述第二LED单元中的任一者在所述驱动面板上的正投影不重合;所述第三LED单元的第二掺杂型半导体层、相邻的至少一个所述第一LED单元的第二掺杂型半导体层、相邻的至少一个所述第二LED单元的第二掺杂型半导体层均与对应的所述第一触点电性连接;所述第三LED单元能够由所述驱动面板通过分时单独被驱动。Wherein, the orthographic projection of any one of the third LED unit, the first LED unit and the second LED unit on the driving panel does not overlap; the second doping of the third LED unit The doped semiconductor layer, the second doped semiconductor layer of at least one adjacent first LED unit, and the second doped semiconductor layer of at least one adjacent second LED unit are all in contact with the corresponding third doped semiconductor layer. A contact is electrically connected; the third LED unit can be driven individually by the driving panel through time sharing.

在一些实施例中,还包括:In some embodiments, it also includes:

第一平坦化层,位于所述第一发光层和所述第二发光层之间;所述第一平坦化层使所述第一颜色光透过;A first planarization layer is located between the first light-emitting layer and the second light-emitting layer; the first planarization layer transmits the first color light;

第二平坦化层,位于所述第二发光层和所述第三发光层之间;所述第二平坦化层使所述第一颜色光、所述第二颜色光均透过;多个所述第三LED单元排布于所述第二平坦化层上;A second planarization layer is located between the second light-emitting layer and the third light-emitting layer; the second planarization layer transmits both the first color light and the second color light; a plurality of The third LED unit is arranged on the second planarization layer;

第三平坦化层,设于所述第三发光层上;所述第三平坦化层使所述第一颜色光、所述第二颜色光、所述第三颜色光均透过。A third planarization layer is provided on the third light-emitting layer; the third planarization layer transmits the first color light, the second color light, and the third color light.

在一些实施例中,还包括:In some embodiments, it also includes:

第一键合层,位于所述驱动面板和所述第一LED单元之间;所述驱动面板还包括第一公共触点,所述第一LED单元的第一掺杂型半导体层与对应的所述第一公共触点连接;A first bonding layer is located between the driving panel and the first LED unit; the driving panel also includes a first common contact, and the first doped semiconductor layer of the first LED unit is connected to the corresponding The first common contact connection;

第二键合层,位于所述第一平坦化层和所述第二LED单元之间;所述驱动面板还包括第二公共触点,所述第二LED单元的第一掺杂型半导体层(201)与对应的所述第二公共触点连接;A second bonding layer is located between the first planarization layer and the second LED unit; the driving panel also includes a second common contact, the first doped semiconductor layer of the second LED unit (201) Connected to the corresponding second public contact;

第三键合层,位于所述第二平坦化层和所述第三LED单元之间;所述驱动面板还包括第三公共触点,所述第三LED单元的第一掺杂型半导体层与对应的所述第三公共触点连接。A third bonding layer is located between the second planarization layer and the third LED unit; the driving panel also includes a third common contact, the first doped semiconductor layer of the third LED unit Connect with the corresponding third public contact.

在一些实施例中,其特征在于,In some embodiments, it is characterized by:

所述第二键合层对应所述第一LED单元的位置具有暴露所述第一LED单元的第一开孔,所述第二发光层的部分填充所述第一开孔;The second bonding layer has a first opening exposing the first LED unit at a position corresponding to the first LED unit, and part of the second light-emitting layer fills the first opening;

所述第三键合层对应所述第一LED单元的位置具有暴露所述第一LED单元的第二开孔;所述第三键合层对应所述第二LED单元的位置具有暴露所述第二LED单元的第三开孔;所述第三发光层的部分填充所述第二开孔和所述第三开孔。The third bonding layer has a second opening exposing the first LED unit at a position corresponding to the first LED unit; the third bonding layer has a second opening exposing the second LED unit at a position corresponding to the second LED unit. The third opening of the second LED unit; part of the third light-emitting layer fills the second opening and the third opening.

在一些实施例中,In some embodiments,

所述第一平坦化层具有多个第一通孔,多个所述第一通孔分别围绕所述第一LED单元设置,所述第一颜色光通过所述第一通孔出射;The first planarization layer has a plurality of first through holes, the plurality of first through holes are respectively arranged around the first LED unit, and the first color light is emitted through the first through holes;

所述第二平坦化层具有多个第二通孔,多个所述第二通孔分别围绕所述第二LED单元设置,所述第二颜色光通过所述第二通孔出射;The second planarization layer has a plurality of second through holes, the plurality of second through holes are respectively arranged around the second LED unit, and the second color light is emitted through the second through holes;

所述第三平坦化层具有多个第三通孔,多个所述第三通孔分别围绕所述第三LED单元设置,所述第三颜色光通过所述第三通孔出射;The third planarization layer has a plurality of third through holes, the plurality of third through holes are respectively arranged around the third LED unit, and the third color light is emitted through the third through holes;

所述第二平坦化层还具有多个第四通孔,所述第四通孔相对于所述第一通孔设置;所述第三平坦化层还具有多个第五通孔,所述第五通孔相对于所述第四通孔设置;所述第一通孔、所述第四通孔和所述第五通孔依次连通,并与所述第一LED单元之间形成第一凹陷区域;The second planarization layer also has a plurality of fourth through holes, the fourth through holes are arranged relative to the first through holes; the third planarization layer also has a plurality of fifth through holes, the The fifth through hole is arranged relative to the fourth through hole; the first through hole, the fourth through hole and the fifth through hole are connected in sequence and form a first through hole with the first LED unit. sunken areas;

所述第三平坦化层还具有多个第六通孔,所述第六通孔相对于所述第二通孔设置;所述第六通孔与所述第二通孔连通,并与所述第二LED单元之间形成第二凹陷区域;The third planarization layer also has a plurality of sixth through holes, the sixth through holes are arranged relative to the second through holes; the sixth through holes are connected to the second through holes and are connected to the second through holes. A second recessed area is formed between the second LED units;

所述第三通孔与所述第三LED单元之间形成第三凹陷区域。A third recessed area is formed between the third through hole and the third LED unit.

在一些实施例中,所述第一通孔、所述第四通孔和所述第五通孔的孔径小于所述第一开孔、所述第二开孔中至少一者的孔径;所述第二通孔和所述第六通孔的孔径小于所述第三开孔的孔径。In some embodiments, the aperture of the first through hole, the fourth through hole and the fifth through hole is smaller than the aperture of at least one of the first opening and the second opening; The diameters of the second through hole and the sixth through hole are smaller than the diameter of the third opening.

在一些实施例中,还包括:In some embodiments, it also includes:

填平层,所述填平层包括第一填平单元、第二填平单元和第三填平单元;所述第一填平单元填充所述第一凹陷区域,所述第二填平单元填充所述第二凹陷区域,所述第三填平单元填充所述第三凹陷区域。A leveling layer, the leveling layer includes a first leveling unit, a second leveling unit and a third leveling unit; the first leveling unit fills the first depressed area, and the second leveling unit The second recessed area is filled, and the third filling unit fills the third recessed area.

在一些实施例中,还包括:In some embodiments, it also includes:

反射层,所述反射层设于所述第一凹陷区域、所述第二凹陷区域、所述第三凹陷区域中任一者的侧壁;或者A reflective layer, the reflective layer is provided on the sidewall of any one of the first recessed area, the second recessed area, and the third recessed area; or

所述反射层设于所述第一通孔、第二通孔、第三通孔、所述第四通孔、所述第五通孔、第六通孔中至少一者的侧壁。The reflective layer is provided on the sidewall of at least one of the first through hole, the second through hole, the third through hole, the fourth through hole, the fifth through hole, and the sixth through hole.

在一些实施例中,还包括:In some embodiments, it also includes:

微透镜阵列,所述微透镜阵列包括多个微透镜单元,所述微透镜单元设于所述第一LED单元、所述第二LED单元至少其中一者的上方。A microlens array includes a plurality of microlens units, and the microlens units are disposed above at least one of the first LED unit and the second LED unit.

在一些实施例中,进一步的,所述微透镜单元设于所述第三平坦化层上并覆盖所述第一凹陷区域、所述第二凹陷区域、所述第三凹陷区域中的至少一者。In some embodiments, further, the microlens unit is disposed on the third planarization layer and covers at least one of the first recessed area, the second recessed area, and the third recessed area. By.

在一些实施例中,所述第一发光层还包括第一钝化层和第一电极层;所述第一钝化层覆盖所述第一LED单元,第一钝化层具有暴露所述第一LED单元的第二掺杂型半导体层的第一开口;所述第一电极层通过所述第一开口将对应的所述第一LED单元的第二掺杂型半导体层与对应的所述第一触点电性连接;In some embodiments, the first light-emitting layer further includes a first passivation layer and a first electrode layer; the first passivation layer covers the first LED unit, and the first passivation layer has a function to expose the first a first opening of the second doped semiconductor layer of an LED unit; the first electrode layer connects the corresponding second doped semiconductor layer of the first LED unit with the corresponding said first opening; The first contact is electrically connected;

所述第二发光层还包括第二钝化层和第二电极层,所述第二钝化层覆盖所述第二LED单元,第二钝化层具有暴露所述第二LED单元的第二掺杂型半导体层的第二开口;所述第二电极层通过所述第二开口将对应的所述第二LED单元的第二掺杂型半导体层与对应的所述第一触点电性连接;The second luminescent layer further includes a second passivation layer and a second electrode layer, the second passivation layer covers the second LED unit, and the second passivation layer has a second passivation layer exposing the second LED unit. a second opening of the doped semiconductor layer; the second electrode layer electrically connects the corresponding second doped semiconductor layer of the second LED unit to the corresponding first contact through the second opening; connect;

所述第三发光层还包括第三钝化层和第三电极层,所述第三钝化层覆盖所述第三LED单元,第三钝化层具有暴露所述第三LED单元的第二掺杂型半导体层的第三开口;所述第三电极层通过所述三开口将对应的所述第三LED单元的第二掺杂型半导体层与对应的所述第一触点电性连接。The third luminescent layer further includes a third passivation layer and a third electrode layer, the third passivation layer covers the third LED unit, and the third passivation layer has a second layer exposing the third LED unit. The third opening of the doped semiconductor layer; the third electrode layer electrically connects the corresponding second doped semiconductor layer of the third LED unit to the corresponding first contact through the three openings .

在一些实施例中,所述第一发光层还包括第一保护层,所述第一保护层覆盖所述第一钝化层和所述第一电极层;In some embodiments, the first light-emitting layer further includes a first protective layer covering the first passivation layer and the first electrode layer;

所述第二发光层还包括第二保护层,所述第二保护层覆盖所述第二钝化层和所述第二电极层;The second luminescent layer further includes a second protective layer covering the second passivation layer and the second electrode layer;

所述第三发光层还包括第三保护层,所述第三保护层覆盖所述第三钝化层和所述第三电极层。The third luminescent layer further includes a third protective layer covering the third passivation layer and the third electrode layer.

在一些实施例中,还包括:In some embodiments, it also includes:

多个导电柱,所述导电柱设于对应的所述第一触点上并与对应的所述第一触点连接;A plurality of conductive posts, the conductive posts are provided on the corresponding first contacts and connected with the corresponding first contacts;

所述导电柱一并连接对应的所述第一电极层、对应的所述第二电极层和对应的所述第三电极层。The conductive pillars collectively connect the corresponding first electrode layer, the corresponding second electrode layer, and the corresponding third electrode layer.

在一些实施例中,所述导电柱沿远离所述驱动面板的方向依次贯穿所述第一钝化层、所述第一保护层、所述第一平坦化层、所述第二钝化层、所述第二保护层、第二平坦化层、所述第三钝化层,以同时连接所述第一电极层、所述第二电极层和所述第三电极层。In some embodiments, the conductive pillars sequentially penetrate the first passivation layer, the first protective layer, the first planarization layer, and the second passivation layer in a direction away from the driving panel. , the second protective layer, the second planarization layer, and the third passivation layer to simultaneously connect the first electrode layer, the second electrode layer, and the third electrode layer.

在一些实施例中,至少一个所述第一LED单元、至少一个所述第二LED单元和至少一个所述第三LED单元形成所述MicroLED微显示芯片的一个全彩像素单元。In some embodiments, at least one first LED unit, at least one second LED unit and at least one third LED unit form a full-color pixel unit of the MicroLED microdisplay chip.

在一些实施例中,所述第一LED单元、所述第二LED单元、所述第三LED单元的尺寸为0.1~10微米;相邻的所述第一LED单元、所述第二LED单元、所述第三LED单元之间的间距为1~10微米。In some embodiments, the size of the first LED unit, the second LED unit, and the third LED unit is 0.1 to 10 microns; the adjacent first LED unit, the second LED unit The distance between the third LED units is 1 to 10 microns.

在一些实施例中,本申请还提供一种MicroLED微显示芯片的制备方法,包括:In some embodiments, this application also provides a method for preparing a MicroLED microdisplay chip, including:

提供驱动面板,所述驱动面板包括多个第一触点;providing a driving panel, the driving panel including a plurality of first contacts;

在所述驱动面板上形成第一发光层,所述第一发光层包括多个第一LED单元,所述第一LED单元排布于所述驱动面板上,所述第一LED单元用于发出第一颜色光;A first light-emitting layer is formed on the driving panel. The first light-emitting layer includes a plurality of first LED units. The first LED units are arranged on the driving panel. The first LED units are used to emit light. first color light;

在所述第一发光层的上方形成第二发光层,所述第二发光层包括多个阵列排布的第二LED单元,所述第二LED单元用于发出第二颜色光;A second light-emitting layer is formed above the first light-emitting layer, the second light-emitting layer includes a plurality of second LED units arranged in an array, the second LED units are used to emit light of a second color;

其中,所述第一LED单元和所述第二LED单元在所述驱动面板上的正投影不重合;所述第一LED单元的第二掺杂型半导体层和相邻的至少一个所述第二LED单元的第二掺杂型半导体层通过所述第一触点与所述驱动面板电性连接;所述第一LED单元和所述第二LED单元分别能够由所述驱动面板通过分时单独被驱动。Wherein, the orthographic projections of the first LED unit and the second LED unit on the driving panel do not overlap; the second doped semiconductor layer of the first LED unit and the adjacent at least one third The second doped semiconductor layer of the two LED units is electrically connected to the driving panel through the first contact; the first LED unit and the second LED unit can respectively be time-shared by the driving panel. Driven alone.

在一些实施例中,所述方法还包括:In some embodiments, the method further includes:

在所述第二发光层的上方形成第三发光层,所述第三发光层包括多个阵列排布的第三LED单元,所述第三LED单元用于发出第三颜色光;A third light-emitting layer is formed above the second light-emitting layer, the third light-emitting layer includes a plurality of third LED units arranged in an array, the third LED units are used to emit light of a third color;

其中,所述第三LED单元与所述第一LED单元、所述第二LED单元中的任一者在所述驱动面板上的正投影不重合;所述第三LED单元的第二掺杂型半导体层、相邻的至少一个所述第一LED单元的第二掺杂型半导体层、相邻的至少一个所述第二LED单元的第二掺杂型半导体层均与对应的所述第一触点电性连接;所述第三LED单元能够由所述驱动面板通过分时单独被驱动。Wherein, the orthographic projection of any one of the third LED unit, the first LED unit and the second LED unit on the driving panel does not overlap; the second doping of the third LED unit The doped semiconductor layer, the second doped semiconductor layer of at least one adjacent first LED unit, and the second doped semiconductor layer of at least one adjacent second LED unit are all in contact with the corresponding third doped semiconductor layer. A contact is electrically connected; the third LED unit can be driven individually by the driving panel through time sharing.

在一些实施例中,In some embodiments,

在所述第一发光层的上方形成第二发光层之前,在所述第一发光层上形成第一平坦化层,所述第一平坦化层使所述第一颜色光透过;Before forming the second light-emitting layer above the first light-emitting layer, forming a first planarization layer on the first light-emitting layer, the first planarization layer transmitting the first color light;

在所述第二发光层的上方形成第三发光层之前,在所述第二发光层上形成第二平坦化层,所述第二平坦化层使所述第一颜色光、所述第二颜色光均透过;Before forming a third light-emitting layer above the second light-emitting layer, a second planarization layer is formed on the second light-emitting layer, and the second planarization layer makes the first color light, the second light-emitting layer All colors of light are transmitted;

在所述第二发光层的上方形成第三发光层之后,在所述第三发光层上形成第三平坦化层,所述第三平坦化层使所述第一颜色光、所述第二颜色光、所述第三颜色光均透过。After forming a third light-emitting layer above the second light-emitting layer, a third planarization layer is formed on the third light-emitting layer. The third planarization layer causes the first color light and the second light-emitting layer to Both color light and the third color light are transmitted.

在一些实施例中,还包括:In some embodiments, it also includes:

通过第一键合层将所述驱动面板和所述第一LED单元键合;所述驱动面板还包括第一公共触点,所述第一LED单元的第一掺杂型半导体层与对应的所述第一公共触点连接;The driving panel and the first LED unit are bonded through a first bonding layer; the driving panel also includes a first common contact, and the first doped semiconductor layer of the first LED unit is connected to the corresponding The first common contact connection;

通过第二键合层将所述第一平坦化层和所述第二LED单元键合;所述驱动面板还包括第二公共触点,所述第二LED单元的第一掺杂型半导体层与对应的所述第二公共触点连接;The first planarization layer and the second LED unit are bonded through a second bonding layer; the driving panel also includes a second common contact, and the first doped semiconductor layer of the second LED unit Connect with the corresponding second public contact;

通过第三键合层将所述第二平坦化层和所述第三LED单元键合;所述驱动面板还包括第三公共触点,所述第三LED单元的第一掺杂型半导体层与对应的所述第三公共触点连接。The second planarization layer and the third LED unit are bonded through a third bonding layer; the driving panel also includes a third common contact, and the first doped semiconductor layer of the third LED unit Connect with the corresponding third public contact.

在一些实施例中,在所述第一平坦化层上形成多个第一通孔,多个所述第一通孔分别围绕所述第一LED单元设置,所述第一颜色光通过所述第一通孔出射;In some embodiments, a plurality of first through holes are formed on the first planarization layer, the plurality of first through holes are respectively arranged around the first LED unit, and the first color light passes through the The first through hole exits;

在所述第二平坦化层上形成多个第二通孔以及多个第四通孔,多个所述第二通孔分别围绕所述第二LED单元设置,所述第二颜色光通过所述第二通孔出射,所述第四通孔相对于所述第一通孔设置;A plurality of second through holes and a plurality of fourth through holes are formed on the second planarization layer. The plurality of second through holes are respectively arranged around the second LED unit, and the second color light passes through the second through holes. The second through hole exits, and the fourth through hole is arranged relative to the first through hole;

在所述第三平坦化层上形成多个第三通孔以及多个第五通孔以及多个第六通孔,多个所述第三通孔分别围绕所述第三LED单元设置,所述第三颜色光通过所述第三通孔出射,所述第五通孔相对于所述第四通孔设置,所述第六通孔相对于所述第二通孔设置;A plurality of third through holes, a plurality of fifth through holes and a plurality of sixth through holes are formed on the third planarization layer, and the plurality of third through holes are respectively arranged around the third LED unit, so The third color light is emitted through the third through hole, the fifth through hole is arranged relative to the fourth through hole, and the sixth through hole is arranged relative to the second through hole;

所述第一通孔、所述第四通孔和所述第五通孔依次连通,并与所述第一LED单元之间形成第一凹陷区域;The first through hole, the fourth through hole and the fifth through hole are connected in sequence and form a first recessed area with the first LED unit;

所述第六通孔与所述第二通孔连通,并与所述第二LED单元之间形成第二凹陷区域;The sixth through hole communicates with the second through hole, and forms a second recessed area between the sixth through hole and the second LED unit;

所述第三通孔与所述第三LED单元之间形成第三凹陷区域;A third recessed area is formed between the third through hole and the third LED unit;

所述方法还包括:形成填平层;所述填平层包括第一填平单元、第二填平单元和第三填平单元;所述第一填平单元填充所述第一凹陷区域,所述第二填平单元填充所述第二凹陷区域,所述第三填平单元填充所述第三凹陷区域。The method further includes: forming a leveling layer; the leveling layer includes a first leveling unit, a second leveling unit and a third leveling unit; the first leveling unit fills the first recessed area, The second filling unit fills the second recessed area, and the third filling unit fills the third recessed area.

在一些实施例中,在形成所述填平层之前,所述方法还包括:In some embodiments, before forming the leveling layer, the method further includes:

在所述第一凹陷区域、所述第二凹陷区域、所述第三凹陷区域中任一者的侧壁形成反射层;或者A reflective layer is formed on the side wall of any one of the first recessed area, the second recessed area, and the third recessed area; or

在所述第一通孔、第二通孔、第三通孔、所述第四通孔、所述第五通孔、第六通孔中至少一者的侧壁形成反射层。A reflective layer is formed on a side wall of at least one of the first through hole, the second through hole, the third through hole, the fourth through hole, the fifth through hole, and the sixth through hole.

在一些实施例中,在形成所述填平层之后,所述方法还包括:In some embodiments, after forming the leveling layer, the method further includes:

形成微透镜阵列,所述微透镜阵列包括多个微透镜单元,所述微透镜单元设于所述第一LED单元、所述第二LED单元以及所述第三LED单元至少其中一者的上方。Forming a microlens array, the microlens array includes a plurality of microlens units, the microlens units are disposed above at least one of the first LED unit, the second LED unit, and the third LED unit. .

在一些实施例中,In some embodiments,

在所述驱动面板上形成第一发光层的步骤进一步包括:形成多个所述第一LED单元、第一钝化层、第一电极层,所述第一钝化层覆盖所述第一LED单元和所述第一键合层,第一钝化层具有暴露所述第一LED单元的第二掺杂型半导体层的第一开口,所述第一电极层通过所述第一开口将所述第一LED单元的第二掺杂型半导体层与对应的所述第一触点电性连接;The step of forming the first light-emitting layer on the driving panel further includes: forming a plurality of the first LED units, a first passivation layer, and a first electrode layer, the first passivation layer covering the first LED unit and the first bonding layer, the first passivation layer has a first opening exposing the second doped semiconductor layer of the first LED unit, the first electrode layer passes through the first opening The second doped semiconductor layer of the first LED unit is electrically connected to the corresponding first contact;

在所述第一平坦化层上形成第二发光层的步骤进一步包括:形成多个所述第二LED单元、第一第二钝化层、第二电极层,所述第二钝化层覆盖所述第二LED单元和所述第二键合层,第二钝化层具有暴露所述第二LED单元的第二掺杂型半导体层的第二开口,所述第二电极层通过所述第二开口将所述第二LED单元的第二掺杂型半导体层与对应的所述第一触点电性连接;The step of forming a second light-emitting layer on the first planarization layer further includes: forming a plurality of the second LED units, a first and second passivation layer, and a second electrode layer, the second passivation layer covering The second LED unit and the second bonding layer, the second passivation layer has a second opening exposing the second doped semiconductor layer of the second LED unit, the second electrode layer passes through the The second opening electrically connects the second doped semiconductor layer of the second LED unit to the corresponding first contact;

在所述第二平坦化层上形成第三发光层的步骤进一步包括:形成多个所述第三LED单元、第三钝化层、第三电极层,所述第三钝化层覆盖所述第三LED单元和所述第三键合层,第三钝化层具有暴露所述第三LED单元的第二掺杂型半导体层的第三开口,所述第三电极层通过所述三开口将所述第三LED单元的第二掺杂型半导体层与对应的所述第一触点电性连接。The step of forming a third light-emitting layer on the second planarization layer further includes: forming a plurality of the third LED units, a third passivation layer, and a third electrode layer, the third passivation layer covering the The third LED unit and the third bonding layer, the third passivation layer has a third opening exposing the second doped semiconductor layer of the third LED unit, the third electrode layer passes through the three openings The second doped semiconductor layer of the third LED unit is electrically connected to the corresponding first contact.

在一些实施例中,形成多个所述第一LED单元的步骤包括:In some embodiments, forming a plurality of the first LED units includes:

提供第一衬底,第一衬底上设置有第一LED外延层,所述第一LED外延层包括层叠设置的第一掺杂型半导体层、有源层以及第二掺杂型半导体层;A first substrate is provided, and a first LED epitaxial layer is provided on the first substrate. The first LED epitaxial layer includes a stacked first doped semiconductor layer, an active layer, and a second doped semiconductor layer;

将所述驱动面板与所述第一LED外延层通过第一键合层键合连接;Bonding and connecting the driving panel and the first LED epitaxial layer through a first bonding layer;

去除所述第一衬底并暴露所述第一LED外延层的第二掺杂型半导体层;removing the first substrate and exposing the second doped semiconductor layer of the first LED epitaxial layer;

根据图形化掩膜设计的MESA图形,对所述第一LED外延层进行刻蚀,以形成多个所述第一LED单元;Etching the first LED epitaxial layer according to the MESA pattern designed by the patterned mask to form a plurality of the first LED units;

形成多个所述第二LED单元的步骤,包括:The step of forming a plurality of second LED units includes:

提供第二衬底,所述第二衬底上设置有第二LED外延层,所述第二LED外延层包括层叠设置的第一掺杂型半导体层、有源层以及第二掺杂型半导体层;A second substrate is provided, and a second LED epitaxial layer is provided on the second substrate. The second LED epitaxial layer includes a stacked first doped semiconductor layer, an active layer, and a second doped semiconductor. layer;

将所述第一平坦化层与所述第二LED外延层通过所述第二键合层键合连接;Bonding and connecting the first planarization layer and the second LED epitaxial layer through the second bonding layer;

去除所述第二衬底并暴露所述第二LED外延层的第二掺杂型半导体层;removing the second substrate and exposing the second doped semiconductor layer of the second LED epitaxial layer;

根据图形化掩膜设计的MESA图形,对所述第二LED外延层进行刻蚀,以形成多个所述第二LED单元;Etching the second LED epitaxial layer according to the MESA pattern designed by the patterned mask to form a plurality of second LED units;

形成多个所述第三LED单元的步骤,包括:The step of forming a plurality of third LED units includes:

提供第三衬底,所述第三衬底上设置有第三LED外延层,所述第三LED外延层包括层叠设置的第一掺杂型半导体层、有源层以及第二掺杂型半导体层;A third substrate is provided, and a third LED epitaxial layer is provided on the third substrate. The third LED epitaxial layer includes a stacked first doped semiconductor layer, an active layer, and a second doped semiconductor. layer;

将所述第二平坦化层与所述第三LED外延层通过所述第三键合层键合连接;Bonding and connecting the second planarization layer and the third LED epitaxial layer through the third bonding layer;

去除所述第三衬底并暴露所述第三LED外延层的第二掺杂型半导体层;removing the third substrate and exposing the second doped semiconductor layer of the third LED epitaxial layer;

根据图形化掩膜设计的MESA图形,对所述第三LED外延层进行刻蚀,以形成多个所述第三LED单元。The third LED epitaxial layer is etched according to the MESA pattern designed by the patterned mask to form a plurality of third LED units.

在一些实施例中,所述第一掺杂型半导体层和第二掺杂型半导体层可以包括基于IIVI材料诸如ZnSe或ZnO或IIIV氮化物材料诸如GaN、AlN、InN、InGaN、GaP、AlInGaP、AlGaAs及其合金的一个或多个层。In some embodiments, the first doped semiconductor layer and the second doped semiconductor layer may include IIVI materials such as ZnSe or ZnO or IIIV nitride materials such as GaN, AlN, InN, InGaN, GaP, AlInGaP, One or more layers of AlGaAs and its alloys.

在一些实施例中,第一掺杂型半导体层为p型半导体层,第二掺杂型半导体层为n型半导体层。In some embodiments, the first doped semiconductor layer is a p-type semiconductor layer, and the second doped semiconductor layer is an n-type semiconductor layer.

在一些实施例中,在第一掺杂半导体层和第二掺杂半导体层之间还设有有源层,有源层具体可以为多量子阱结构,用于限制电子和空穴载流子到量子阱区域,当电子和空穴发生复合后,载流子发生辐射复合后将发射出光子,把电能转化为光能。In some embodiments, an active layer is further provided between the first doped semiconductor layer and the second doped semiconductor layer. The active layer may be a multi-quantum well structure for confining electrons and hole carriers. In the quantum well region, when electrons and holes recombine, the carriers will emit photons after radiative recombination, converting electrical energy into light energy.

有益效果:与现有技术相比,本申请的MicroLED微显示芯片,包括:驱动面板,驱动面板包括多个第一触点;至少两个发光层,至少两个发光层包括第一发光层以及第二发光层;第一发光层设于驱动面板上;第一发光层包括多个第一LED单元,第一LED单元排布于驱动面板上,第一LED单元用于发出第一颜色光;第二发光层设于第一发光层的上方,第二发光层包括多个阵列排布的第二LED单元,第二LED单元用于发出第二颜色光;其中,第一LED单元和第二LED单元在驱动面板上的正投影不重合;第一LED单元的第二掺杂型半导体层和相邻的至少一个第二LED单元的第二掺杂型半导体层均与对应的第一触点电性连接;第一LED单元和第二LED单元分别能够由驱动面板通过分时单独被驱动。本申请的MicroLED微显示芯片通过不同LED单元发出不同颜色的光,实现全彩显示,不同LED单元位于不同层并可以共享第一触点,减少了接触电阻,结构的集成度更高且降低了功耗,提高全彩发光的稳定性,另外,不同的LED单元不重合,提高了发光亮度,此外平坦化层上的通孔将对应的不同层的任意LED单元围绕,可以防止任一个LED单元的侧壁漏光,提高出光效率。Beneficial effects: Compared with the existing technology, the MicroLED microdisplay chip of the present application includes: a driving panel including a plurality of first contacts; at least two luminescent layers, and the at least two luminescent layers include a first luminescent layer; the second light-emitting layer; the first light-emitting layer is provided on the driving panel; the first light-emitting layer includes a plurality of first LED units, the first LED units are arranged on the driving panel, and the first LED units are used to emit light of the first color; The second light-emitting layer is disposed above the first light-emitting layer. The second light-emitting layer includes a plurality of second LED units arranged in an array. The second LED units are used to emit light of the second color; wherein, the first LED unit and the second light-emitting layer The orthographic projections of the LED units on the driving panel do not overlap; the second doped semiconductor layer of the first LED unit and the second doped semiconductor layer of at least one adjacent second LED unit are both in contact with the corresponding first contact Electrically connected; the first LED unit and the second LED unit can be driven independently by the driving panel through time sharing. The MicroLED microdisplay chip of this application emits light of different colors through different LED units to achieve full-color display. Different LED units are located on different layers and can share the first contact, reducing contact resistance. The structure is more integrated and reduces Power consumption improves the stability of full-color luminescence. In addition, different LED units do not overlap, which improves luminous brightness. In addition, the through holes on the planarization layer surround any LED unit of the corresponding different layers, which can prevent any LED unit from overlapping. The side walls leak light and improve the light extraction efficiency.

本申请的一种MicroLED微显示芯片的制备方法,包括:提供驱动面板,驱动面板包括多个第一触点;在驱动面板上形成第一发光层,第一发光层包括多个第一LED单元,第一LED单元排布于驱动面板上,第一LED单元用于发出第一颜色光;在第一发光层的上方形成第二发光层,第二发光层包括多个阵列排布的第二LED单元,第二LED单元用于发出第二颜色光;其中,第一LED单元和第二LED单元在驱动面板上的正投影不重合;第一LED单元的第二掺杂型半导体层和相邻的至少一个第二LED单元的第二掺杂型半导体层通过第一触点与驱动面板电性连接;第一LED单元和第二LED单元分别能够由驱动面板通过分时单独被驱动。该制备方法在制备多层用于发出不同颜色光的LED单元时无需区分制作顺序,可以自由排序,简化了制备难度;且每层LED单元独立发光,通过平坦化层上的通孔包围LED单元的方式使得平坦化层上形成独立贯通的反光结构,提高不同LED单元的出光效率。A method of preparing a MicroLED microdisplay chip of the present application includes: providing a driving panel, which includes a plurality of first contacts; forming a first luminescent layer on the driving panel, and the first luminescent layer includes a plurality of first LED units. , the first LED unit is arranged on the driving panel, and the first LED unit is used to emit light of the first color; a second luminescent layer is formed above the first luminescent layer, and the second luminescent layer includes a plurality of second luminescent elements arranged in an array. LED unit, the second LED unit is used to emit the second color light; wherein, the orthographic projections of the first LED unit and the second LED unit on the driving panel do not overlap; the second doped semiconductor layer of the first LED unit and the phase The second doped semiconductor layer of at least one adjacent second LED unit is electrically connected to the driving panel through the first contact; the first LED unit and the second LED unit can be independently driven by the driving panel through time sharing. This preparation method does not need to distinguish the production order when preparing multiple layers of LED units for emitting light of different colors, and can be freely sequenced, simplifying the preparation difficulty; and each layer of LED units emits light independently, and the LED units are surrounded by through holes on the planarization layer. This method forms an independent and penetrating reflective structure on the planarization layer, thereby improving the light extraction efficiency of different LED units.

附图说明Description of the drawings

下面结合附图,通过对本发明的具体实施方式详细描述,将使本发明的技术方案及其它有益效果显而易见。The technical solutions and other beneficial effects of the present invention will become apparent through a detailed description of specific embodiments of the present invention below in conjunction with the accompanying drawings.

图1示出了本申请的MicroLED微显示芯片的俯视图;Figure 1 shows a top view of the MicroLED microdisplay chip of the present application;

图2示出了图1中D-D’的截面示意图;Figure 2 shows a schematic cross-sectional view of D-D’ in Figure 1;

图3示出了本申请的全彩像素单元的俯视图;Figure 3 shows a top view of the full-color pixel unit of the present application;

图4示出了图3中A-A’的截面示意图;Figure 4 shows a schematic cross-sectional view of A-A' in Figure 3;

图5示出了图3中B-B’的截面示意图;Figure 5 shows a schematic cross-sectional view of B-B' in Figure 3;

图6示出了图3中C-C’的截面示意图;Figure 6 shows a schematic cross-sectional view of C-C' in Figure 3;

图7示出了本申请中在驱动面板上形成第一LED外延层的结构示意图;Figure 7 shows a schematic structural diagram of forming the first LED epitaxial layer on the driving panel in this application;

图8示出了本申请中形成第一LED单元的结构示意图;Figure 8 shows a schematic structural diagram of forming the first LED unit in this application;

图9出了本申请中形成第一钝化层、第一电极层和第一保护层的结构示意图;Figure 9 shows a schematic structural diagram of forming the first passivation layer, the first electrode layer and the first protective layer in this application;

图10示出了本申请中形成第一平坦化层的结构示意图;Figure 10 shows a schematic structural diagram of forming the first planarization layer in this application;

图11示出了本申请中在第一通孔的侧壁形成反射层的结构示意图;Figure 11 shows a schematic structural diagram of forming a reflective layer on the side wall of the first through hole in this application;

图12示出了本申请中形成第一填充单元的结构示意图;Figure 12 shows a schematic structural diagram of forming the first filling unit in this application;

图13示出了本申请中形成第二LED外延层的结构示意图;Figure 13 shows a schematic structural diagram of forming the second LED epitaxial layer in this application;

图14示出了本申请中形成第二LED单元的结构示意图;Figure 14 shows a schematic structural diagram of forming a second LED unit in this application;

图15示出了本申请中形成第二钝化层、第二电极层和第二保护层的结构示意图示;Figure 15 shows a schematic structural diagram of forming the second passivation layer, the second electrode layer and the second protective layer in this application;

图16示出了本申请中形成第二平坦化层的结构示意图;Figure 16 shows a schematic structural diagram of forming the second planarization layer in this application;

图17示出了本申请中形成第二填充单元的结构示意图;Figure 17 shows a schematic structural diagram of forming a second filling unit in this application;

图18示出了本申请中形成第三LED单元和第三平坦化层的结构示意图;Figure 18 shows a schematic structural diagram of forming the third LED unit and the third planarization layer in this application;

图19示出了另一种结构的MicroLED微显示芯片的截面示意图;Figure 19 shows a schematic cross-sectional view of a MicroLED microdisplay chip of another structure;

图20示出了另一种结构的MicroLED微显示芯片的制备方法中在驱动面板上形成第一LED外延层的结构示意图;Figure 20 shows a schematic structural diagram of forming the first LED epitaxial layer on the driving panel in a method of preparing a MicroLED microdisplay chip with another structure;

图21示出了另一种结构的MicroLED微显示芯片的制备方法中形成第一LED单元的示意图;Figure 21 shows a schematic diagram of forming the first LED unit in a method for preparing a MicroLED microdisplay chip with another structure;

图22示出了另一种结构的MicroLED微显示芯片的制备方法中形成第一发光层的示意图;Figure 22 shows a schematic diagram of forming the first light-emitting layer in a method for preparing a MicroLED microdisplay chip with another structure;

图23示出了另一种结构的MicroLED微显示芯片的制备方法中形成第一平坦化层的示意图;Figure 23 shows a schematic diagram of forming the first planarization layer in a method for preparing a MicroLED microdisplay chip with another structure;

图24示出了另一种结构的MicroLED微显示芯片的制备方法中形成第二发光层的示意图;Figure 24 shows a schematic diagram of forming a second light-emitting layer in a method for preparing a MicroLED microdisplay chip with another structure;

图25示出了另一种结构的MicroLED微显示芯片的制备方法中形成第二平坦化层的示意图;Figure 25 shows a schematic diagram of forming a second planarization layer in a method for preparing a MicroLED microdisplay chip with another structure;

图26示出了另一种结构的MicroLED微显示芯片的制备方法中形成第三发光层的示意图;Figure 26 shows a schematic diagram of forming a third light-emitting layer in a method of preparing a MicroLED microdisplay chip with another structure;

图27示出了另一种结构的MicroLED微显示芯片的制备方法中形成第三平坦化层的示意图;Figure 27 shows a schematic diagram of forming a third planarization layer in a method for preparing a MicroLED microdisplay chip with another structure;

附图标记:1-第一开孔,2-第一发光层,3-第二开孔,4-第二发光层,5-第三开孔,6-第三发光层,10-驱动面板,11-第一LED外延层,12-第二LED外延层,13-第三LED外延层,20-第一LED单元,30-第一平坦化层,40-第二LED单元,50-第二平坦化层,60-第三LED单元,70-第三平坦化层,80-平坦化层,90-反射层,101-第一触点,21-第一钝化层,22-第一电极层,23-第一保护层,41-第二钝化层,42-第二电极层,43-第二保护层,61-第三钝化层,62-第三电极层,63-第三保护层,100-第一键合层,200-第二键合层,300-第三键合层,400-第一凹陷区域,500-第二凹陷区域,600-第三凹陷区域,700-微透镜阵列,800-微透镜单元,900-导电柱,201-第一掺杂型半导体层,202-第二掺杂型半导体层,203-有源层,210-第一开口,301-第一通孔,410-第二开口,501-第二通孔,502-第四通孔,610-第三开口,701-第三通孔,702-第五通孔,703-第六通孔,801-第一填平单元,802-第二填平单元,803-第三填平单元。Reference signs: 1-first opening, 2-first light-emitting layer, 3-second opening, 4-second light-emitting layer, 5-third opening, 6-third light-emitting layer, 10-driving panel , 11-first LED epitaxial layer, 12-second LED epitaxial layer, 13-third LED epitaxial layer, 20-first LED unit, 30-first planarization layer, 40-second LED unit, 50-th Second planarization layer, 60-third LED unit, 70-third planarization layer, 80-planarization layer, 90-reflective layer, 101-first contact, 21-first passivation layer, 22-first Electrode layer, 23-first protective layer, 41-second passivation layer, 42-second electrode layer, 43-second protective layer, 61-third passivation layer, 62-third electrode layer, 63-th Three protective layers, 100-first bonding layer, 200-second bonding layer, 300-third bonding layer, 400-first recessed area, 500-second recessed area, 600-third recessed area, 700 -Microlens array, 800-microlens unit, 900-conductive pillar, 201-first doped semiconductor layer, 202-second doped semiconductor layer, 203-active layer, 210-first opening, 301- First through hole, 410-second opening, 501-second through hole, 502-fourth through hole, 610-third opening, 701-third through hole, 702-fifth through hole, 703-sixth through hole hole, 801 - first filling unit, 802 - second filling unit, 803 - third filling unit.

具体实施方式Detailed ways

下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述。显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without making creative efforts fall within the scope of protection of the present invention.

本发明的公开提供了许多不同的实施方式或例子用来实现本发明的不同结构。为了简化本发明的公开,本发明中对特定例子的部件和设置进行描述。当然,它们仅仅为示例,并且目的不在于限制本发明。此外,本发明可以在不同例子中重复参考数字和/或参考字母,这种重复是为了简化和清楚的目的,其本身不指示所讨论各种实施方式和/或设置之间的关系。此外,本发明提供了的各种特定的工艺和材料的例子,但是本领域普通技术人员可以意识到其他工艺的应用和/或其他材料的使用。The disclosure of the present invention provides many different embodiments or examples for implementing various structures of the present invention. In order to simplify the disclosure of the present invention, the components and arrangements of specific examples are described herein. Of course, they are merely examples and are not intended to limit the invention. Furthermore, the present invention may repeat reference numbers and/or reference letters in different examples, such repetition being for purposes of simplicity and clarity and does not itself indicate a relationship between the various embodiments and/or arrangements discussed. In addition, the present invention provides examples of various specific processes and materials, but one of ordinary skill in the art will recognize the application of other processes and/or the use of other materials.

通常,可以至少部分地根据上本发明的用法来理解术语。例如,本发明所使用的术语“一个或多个”至少部分地取决于上本发明,可以用于以单数形式描述任何部件、结构或特征,或者可用于以复数形式描述部件、结构或特征的组合。类似地,诸如“一”、“一个”或“该”的术语也可以至少部分地取决于上本发明理解为传达单数用法或传达复数用法。另外,术语“基于…”可以理解为不一定旨在传达一组排他的因素,而是至少部分地取决于上本发明可以代替地允许存在不一定必须明确描述的附加因素。In general, the terms may be understood, at least in part, in light of the above usage of the present invention. For example, the term "one or more" as used herein may be used to describe any component, structure or feature in the singular, or may be used to describe any component, structure or feature in the plural, depending at least in part on this disclosure. combination. Similarly, terms such as "a," "an," or "the" may also be understood to convey a singular usage or to convey a plural usage, depending at least in part on the invention. Additionally, the term "based on" may be understood as not necessarily intended to convey an exclusive set of factors, but rather that the invention may instead, at least in part, permit the presence of additional factors that do not necessarily have to be explicitly recited.

应容易理解,本发明中的“在…上”、“在…之上”和“在…上面”的含义应该以最广义的方式解释,使得“在…上”不仅意味着“直接在某物上”,而且还意味着包括存在两者之间的中间部件或层的“在某物上”,并且“在某物之上”或“在某物上面”不仅意味着“在某物之上”或“在某物上面”的含义,而且也包括不存在两者之间的中间部件或层的“在某物之上”或“在某物上面”的含义。It should be readily understood that the meanings of "on", "on" and "on" in the present invention should be interpreted in the broadest manner, so that "on" does not only mean "directly on something" "on", but also means "on something" including the presence of intermediate parts or layers between the two, and "on something" or "on something" not only means "on top of something" ” or “on something,” but also includes the meaning of “on something” or “on something” without an intermediate part or layer between the two.

此外,为了便于描述,本发明中可能使用诸如“在…下面”、“在…之下”、“下部”、“在…之上”、“上部”等空间相对术语来描述一个元件或部件与附图中所示的另一元件或部件的关系。除了在图中描述的方位之外,空间相对术语还意图涵盖装置在使用或操作中的不同方位。设备可以以其他方式定向旋转90°或以其他定向,并且在本发明中使用的空间相对描述语可以被同样地相应地解释。In addition, for convenience of description, spatially relative terms such as “below”, “under”, “lower”, “on”, “upper”, etc. may be used in the present invention to describe an element or component and The relationship of another element or component shown in the drawings. In addition to the orientation depicted in the figures, spatially relative terms are intended to encompass different orientations of the device in use or operation. The device may be otherwise oriented, rotated 90° or at other orientations and the spatially relative descriptors used herein interpreted accordingly.

本发明中所使用的术语“层”是指包括具有一定厚度的区域的材料部分。层可以在整个下层或上层结构上延伸,或者可以具有小于下层或上层结构的范围的程度。此外,层可以是均质或不均质连续结构的区域,其厚度小于连续结构的厚度。例如,层可以位于连续结构的顶表面和底表面之间或在其之间的任何一对水平平面之间。层可以水平地、垂直地和/或沿着锥形表面延伸。基板可以是一层,可以在其中包括一个或多个层,和/或可以在其上、之上和/或之下具有一个或多个层。一层可以包括多层。例如,半导体层可以包括一个或多个掺杂或未掺杂的半导体层,并且可以具有相同或不同的材料。The term "layer" as used in the present invention refers to a portion of material that includes a region having a certain thickness. A layer may extend throughout the entire underlying or superstructure, or may have an extent that is less than the extent of the underlying or superstructure. Furthermore, a layer may be a region of a homogeneous or inhomogeneous continuous structure, the thickness of which is less than the thickness of the continuous structure. For example, a layer may be located between the top and bottom surfaces of a continuous structure or between any pair of horizontal planes therebetween. The layers may extend horizontally, vertically and/or along tapered surfaces. The substrate may be a layer, may include one or more layers therein, and/or may have one or more layers on, above, and/or below it. A layer can include multiple layers. For example, the semiconductor layers may include one or more doped or undoped semiconductor layers and may be of the same or different materials.

MicroLED显示具有自发光、高效率、低功耗、高集成度、高稳定性等诸多优点,且体积小、灵活性高、易于拆解与合并,能够应用于现有从小尺寸到大尺寸的任何显示应用场合中。MicroLED又称微型发光二极管,尺寸一般为几百微米。随着MicroLED微显示技术的出现,使得显示设备如增强现实(augmented reality,AR)显示设备、虚拟现实(virtualreality,VR)显示设备、近眼显示(near-eye display,NED)以及抬头显示(headupdisplay,HUD)设备等的微型化和高分辨率成为可能,在这些应用场景中,Micro LED的尺寸大小通常为0.1-10微米。MicroLED displays have many advantages such as self-illumination, high efficiency, low power consumption, high integration, and high stability. They are also small in size, highly flexible, and easy to disassemble and merge. They can be applied to any existing display from small to large sizes. display application. MicroLED, also known as micro light-emitting diode, is generally several hundred microns in size. With the emergence of MicroLED microdisplay technology, display devices such as augmented reality (AR) display devices, virtual reality (VR) display devices, near-eye displays (NED) and head-up displays, Miniaturization and high resolution of HUD) equipment are possible. In these application scenarios, the size of Micro LED is usually 0.1-10 microns.

在一些实施例中,本申请中使用的术语驱动面板10是指在其上添加后续材料层的材料。驱动面板10本身可以被图案化。添加到驱动面板10顶部的材料可以被图案化或可以保持未图案化。驱动面板10例如可以是但不限于包括硅基CMOS驱动板或薄膜场效应管驱动板,如CMOS(Complementary Metal Oxide Semiconductor,互补金属氧化物半导体)背板或TFT玻璃基板的显示基板。In some embodiments, the term drive panel 10 as used in this application refers to a material on which subsequent layers of material are added. The drive panel 10 itself can be patterned. The material added to the top of drive panel 10 may be patterned or may remain unpatterned. The driving panel 10 may be, for example but not limited to, a display substrate including a silicon-based CMOS driving plate or a thin film field effect transistor driving plate, such as a CMOS (Complementary Metal Oxide Semiconductor, complementary metal oxide semiconductor) backplane or a TFT glass substrate.

本公开的实施方式描述了一种全彩MicroLED微显示芯片以及用于制造该MicroLED微显示芯片的方法。为了制造全彩MicroLED微显示芯片,将多个具有不同发光颜色(例如红、绿、蓝)的子像素整体地形成一个全彩像素。子像素微型LED由一个或多个驱动电路单独驱动,分别发出相应色标的原色,并且人眼可以看到由多个子像素组成的全彩像素的全色域。Embodiments of the present disclosure describe a full-color MicroLED microdisplay chip and a method for manufacturing the MicroLED microdisplay chip. In order to manufacture a full-color MicroLED microdisplay chip, multiple sub-pixels with different emitting colors (such as red, green, and blue) are integrally formed into a full-color pixel. Sub-pixel micro-LEDs are individually driven by one or more drive circuits to emit the primary colors of the corresponding color scale respectively, and the human eye can see the full color gamut of full-color pixels composed of multiple sub-pixels.

为了在同一驱动面板上整体地形成发出不同颜色(例如三原色)的多个子像素LED或微型LED,公开了一种发光二极管单元的堆叠的结构,并且该发光二极管单元包括基本上平坦的顶面以实现堆叠结构。该MicroLED微显示芯片的每一层都可以独立的发出不同的颜色。In order to integrally form multiple sub-pixel LEDs or micro-LEDs emitting different colors (eg, three primary colors) on the same driving panel, a stacked structure of light-emitting diode units is disclosed, and the light-emitting diode unit includes a substantially flat top surface. Implement stacking structure. Each layer of the MicroLED microdisplay chip can independently emit different colors.

参见图1和图19,提供了一种MicroLED微显示芯片,包括:驱动面板10,驱动面板10包括多个第一触点101;至少两个发光层,至少两个发光层包括第一发光层2以及第二发光层4;第一发光层2设于驱动面板10上;第一发光层2包括多个第一LED单元20,第一LED单元20排布于驱动面板10上,第一LED单元20用于发出第一颜色光;第二发光层4设于第一发光层2的上方,第二发光层4包括多个阵列排布的第二LED单元40,第二LED单元40用于发出第二颜色光;其中,第一LED单元20和第二LED单元40在驱动面板10上的正投影不重合;第一LED单元20的第二掺杂型半导体层202和相邻的至少一个第二LED单元40的第二掺杂型半导体层202均与对应的第一触点101电性连接;第一LED单元20和第二LED单元40分别能够由驱动面板10通过分时单独被驱动。Referring to Figures 1 and 19, a MicroLED microdisplay chip is provided, including: a driving panel 10 that includes a plurality of first contacts 101; at least two luminescent layers, and the at least two luminescent layers include the first luminescent layer 2 and the second light-emitting layer 4; the first light-emitting layer 2 is provided on the driving panel 10; the first light-emitting layer 2 includes a plurality of first LED units 20, the first LED units 20 are arranged on the driving panel 10, and the first LED The unit 20 is used to emit light of the first color; the second light-emitting layer 4 is provided above the first light-emitting layer 2. The second light-emitting layer 4 includes a plurality of second LED units 40 arranged in an array. The second LED unit 40 is used to Emit second color light; wherein, the orthographic projections of the first LED unit 20 and the second LED unit 40 on the driving panel 10 do not overlap; the second doped semiconductor layer 202 of the first LED unit 20 and at least one adjacent The second doped semiconductor layer 202 of the second LED unit 40 is electrically connected to the corresponding first contact 101; the first LED unit 20 and the second LED unit 40 can be driven individually by the driving panel 10 through time sharing. .

在一些实施例中,进一步参见图19,至少两个发光层还包括第三发光层6,设于第二发光层4的上方;第三发光层6包括多个阵列排布的第三LED单元60,第三LED单元60用于发出第三颜色光;其中,第三LED单元60与第一LED单元20、第二LED单元40中的任一者在驱动面板10上的正投影不重合;第三LED单元60的第二掺杂型半导体层202、相邻的至少一个第一LED单元20的第二掺杂型半导体层202、相邻的至少一个第二LED单元40的第二掺杂型半导体层202均与对应的第一触点101电性连接;第三LED单元60能够由驱动面板10通过分时单独被驱动。In some embodiments, further referring to FIG. 19 , at least two light-emitting layers further include a third light-emitting layer 6 disposed above the second light-emitting layer 4 ; the third light-emitting layer 6 includes a plurality of third LED units arranged in an array. 60. The third LED unit 60 is used to emit the third color light; wherein, the orthographic projection of the third LED unit 60 and any one of the first LED unit 20 and the second LED unit 40 on the driving panel 10 does not overlap; The second doped semiconductor layer 202 of the third LED unit 60 , the second doped semiconductor layer 202 of the adjacent at least one first LED unit 20 , the second doped layer of the adjacent at least one second LED unit 40 The semiconductor layers 202 are electrically connected to the corresponding first contacts 101; the third LED unit 60 can be driven individually by the driving panel 10 through time sharing.

可以理解的是,第一发光层2、第二发光层4、第三发光层6之间是层叠设置的。It can be understood that the first luminescent layer 2, the second luminescent layer 4, and the third luminescent layer 6 are stacked.

在一些实施例中,进一步参见图19,MicroLED微显示芯片,还包括:第一平坦化层30,位于第一发光层2和第二发光层4之间;第一平坦化层30使第一颜色光透过;第二平坦化层50,位于第二发光层4和第三发光层6之间;第二平坦化层50使第一颜色光、第二颜色光均透过;多个第三LED单元60排布于第二平坦化层50上;第三平坦化层70,设于第三发光层6上;第三平坦化层70使第一颜色光、第二颜色光、第三颜色光均透过。In some embodiments, further referring to Figure 19, the MicroLED microdisplay chip also includes: a first planarization layer 30, located between the first luminescent layer 2 and the second luminescent layer 4; the first planarization layer 30 makes the first Color light is transmitted through; the second planarization layer 50 is located between the second luminescent layer 4 and the third luminescent layer 6; the second planarization layer 50 transmits both the first color light and the second color light; a plurality of The three LED units 60 are arranged on the second planarization layer 50; the third planarization layer 70 is provided on the third light-emitting layer 6; the third planarization layer 70 uses the first color light, the second color light, and the third color light. All colors of light are transmitted through.

在一些实施例中,图19提供的MicroLED微显示芯片中,通过不同LED单元发出不同颜色的光,实现全彩显示,不同LED单元位于不同的层结构并可以共享第一触点101,减少了不同层结构之间的LED单元的接触电阻,提高全彩发光的稳定性,平坦化层可以直接将LED发出的光透过,实现了大面积的出光。In some embodiments, in the MicroLED microdisplay chip provided in Figure 19, different LED units emit light of different colors to achieve full-color display. Different LED units are located in different layer structures and can share the first contact 101, reducing The contact resistance of the LED units between different layer structures improves the stability of full-color luminescence. The flattening layer can directly transmit the light emitted by the LED, achieving large-area light extraction.

在一些实施例中,第一平坦化层30、第二平坦化层50、第三平坦化层70可以采用透明材质以实现第一颜色光、第二颜色光、第三颜色光均透过。In some embodiments, the first planarization layer 30 , the second planarization layer 50 , and the third planarization layer 70 can be made of transparent materials to achieve the transmission of the first color light, the second color light, and the third color light.

在一些实施例中,进一步参见图1和图2,提供了又一种MicroLED微显示芯片,包括:驱动面板10、多个第一LED单元20、第一平坦化层30、多个第二LED单元40和第二平坦化层50;驱动面板10包括多个第一触点101;多个第一LED单元20排布于驱动面板10上,第一LED单元20用于发出第一颜色光;第一平坦化层30具有多个第一通孔301,多个第一通孔301分别围绕第一LED单元20设置,第一颜色光通过第一通孔301出射;多个第二LED单元40排布于第一平坦化层30上,第二LED单元40用于发出第二颜色光;第二平坦化层50具有多个第二通孔501,多个第二通孔501分别围绕第二LED单元40设置,第二颜色光通过第二通孔501出射;其中,第一LED单元20和第二LED单元40在驱动面板10上的正投影不重合;第一LED单元20的第二掺杂型半导体层202和相邻的至少一个第二LED单元40的第二掺杂型半导体层202均与对应的第一触点101电性连接;第一LED单元20和第二LED单元40分别能够由驱动面板10通过分时单独被驱动。可以理解的是,本实施例的MicroLED微显示芯片通过不同LED单元发出不同颜色的光,实现全彩显示,不同LED单元位于不同层并可以共享第一触点101,减少了不同层LED单元的接触电阻,提高全彩发光的稳定性,第一通孔301和第二通孔302将对应的不同层的任意LED单元围绕,可以防止任一个LED单元的侧壁漏光,提高出光效率。In some embodiments, further referring to FIGS. 1 and 2 , yet another MicroLED microdisplay chip is provided, including: a driving panel 10 , a plurality of first LED units 20 , a first planarization layer 30 , and a plurality of second LEDs. unit 40 and the second planarization layer 50; the driving panel 10 includes a plurality of first contacts 101; a plurality of first LED units 20 are arranged on the driving panel 10, and the first LED unit 20 is used to emit the first color light; The first planarization layer 30 has a plurality of first through holes 301. The plurality of first through holes 301 are respectively arranged around the first LED unit 20, and the first color light is emitted through the first through holes 301; a plurality of second LED units 40 Arranged on the first planarization layer 30, the second LED unit 40 is used to emit the second color light; the second planarization layer 50 has a plurality of second through holes 501, and the plurality of second through holes 501 respectively surround the second The LED unit 40 is configured so that the second color light emits through the second through hole 501; wherein, the orthographic projections of the first LED unit 20 and the second LED unit 40 on the driving panel 10 do not overlap; the second doped color of the first LED unit 20 does not overlap. The hybrid semiconductor layer 202 and the second doped semiconductor layer 202 of at least one adjacent second LED unit 40 are electrically connected to the corresponding first contacts 101; the first LED unit 20 and the second LED unit 40 are respectively It can be driven individually by time sharing by the driving panel 10 . It can be understood that the MicroLED microdisplay chip of this embodiment emits light of different colors through different LED units to achieve full-color display. Different LED units are located in different layers and can share the first contact 101, which reduces the number of LED units in different layers. Contact resistance improves the stability of full-color lighting. The first through hole 301 and the second through hole 302 surround any LED unit of the corresponding different layers, which can prevent the side wall of any LED unit from leaking light and improve the light extraction efficiency.

在一些实施例中,进一步参见图1和图2,MicroLED微显示芯片还包括:多个第三LED单元60和第三平坦化层70;第三LED单元60排布于第二平坦化层50上,第三LED单元60用于发出第三颜色光;第三平坦化层70具有多个第三通孔701,多个第三通孔701分别围绕第三LED单元60设置,第三颜色光通过第三通孔701出射;其中,第三LED单元60与第一LED单元20、第二LED单元40中的任一者在驱动面板10上的正投影不重合;第三LED单元60与相邻的第一LED单元20、第二LED单元40中的任一者通过第一触点101与驱动面板10电性连接;第三LED单元60能够由驱动面板10单独驱动。In some embodiments, further referring to FIGS. 1 and 2 , the MicroLED microdisplay chip further includes: a plurality of third LED units 60 and a third planarization layer 70 ; the third LED units 60 are arranged in the second planarization layer 50 On the top, the third LED unit 60 is used to emit third color light; the third planarization layer 70 has a plurality of third through holes 701, and the plurality of third through holes 701 are respectively arranged around the third LED unit 60, and the third color light Emit through the third through hole 701; wherein, the orthographic projection of the third LED unit 60 and any of the first LED unit 20 and the second LED unit 40 on the driving panel 10 does not overlap; the third LED unit 60 and the corresponding Any one of the adjacent first LED unit 20 and the second LED unit 40 is electrically connected to the driving panel 10 through the first contact 101; the third LED unit 60 can be driven independently by the driving panel 10.

在一些实施例中,第三LED单元60发出的光的颜色、所述第一LED单元20发出的光的颜色、第二LED单元40发出的光的颜色均不相同;所述第一LED单元20、第二LED单元40、第三LED单元60实现了全彩的显示,且以上三者共享第一触点101,三者出射的光在驱动面板10上不重叠,使得LED单元高度集成,从而实现高分辨率和高亮度的显示效果。In some embodiments, the color of the light emitted by the third LED unit 60, the color of the light emitted by the first LED unit 20, and the color of the light emitted by the second LED unit 40 are all different; the first LED unit 20. The second LED unit 40 and the third LED unit 60 realize full-color display, and the above three share the first contact 101. The light emitted by the three does not overlap on the driving panel 10, making the LED units highly integrated. This enables high-resolution and high-brightness display effects.

在一些实施例中,第一LED单元20、第二LED单元40、第三LED单元60可以呈梯形结构。即,第一LED单元20、第二LED单元40、第三LED单元60的侧壁可以为斜面,侧壁与顶表面之间的夹角可以为钝角,从而可以提升LED单元的聚光效果。应理解,第一LED单元20、第二LED单元40、第三LED单元60也可以为柱状结构,此时,LED台面的侧壁与顶表面之间的夹角为直角。In some embodiments, the first LED unit 20, the second LED unit 40, and the third LED unit 60 may have a trapezoidal structure. That is, the side walls of the first LED unit 20 , the second LED unit 40 , and the third LED unit 60 may be sloped, and the angle between the side walls and the top surface may be an obtuse angle, thereby improving the light concentrating effect of the LED units. It should be understood that the first LED unit 20, the second LED unit 40, and the third LED unit 60 may also have a columnar structure. In this case, the angle between the side wall and the top surface of the LED table is a right angle.

在一些实施例中,第一LED单元20、第二LED单元40、第三LED单元60为台阶结构,台阶结构包括第一掺杂型半导体层201、第二掺杂型半导体层202和位于两者之间的有源层203。可以理解的是,台阶结构可以防止相邻LED单元之间的电流相互干扰,提高了LED单元的独立性和稳定性。In some embodiments, the first LED unit 20 , the second LED unit 40 , and the third LED unit 60 have a step structure. The step structure includes a first doped semiconductor layer 201 , a second doped semiconductor layer 202 and two active layer 203 between them. It can be understood that the step structure can prevent current interference between adjacent LED units and improve the independence and stability of the LED units.

在一些实施例中,第一掺杂型半导体层201和第二掺杂型半导体层202可以包括基于IIVI材料(诸如ZnSe或ZnO)或IIIV氮化物材料(诸如GaN、AlN、InN、InGaN、GaP、AlInGaP、AlGaAs及其合金)的一个或多个层。In some embodiments, the first doped semiconductor layer 201 and the second doped semiconductor layer 202 may include materials based on IIVI materials (such as ZnSe or ZnO) or IIIV nitride materials (such as GaN, AIN, InN, InGaN, GaP , AlInGaP, AlGaAs and their alloys) one or more layers.

在一些实施方式中,第一掺杂型半导体层201可以是p型GaN。在一些实施方式中,第一掺杂型半导体层201可以是p型InGaN。在一些实施方式中,第一掺杂型半导体层201可以是p型AlInGaP。In some implementations, the first doped semiconductor layer 201 may be p-type GaN. In some implementations, the first doped semiconductor layer 201 may be p-type InGaN. In some implementations, the first doped semiconductor layer 201 may be p-type AlInGaP.

在一些实施方式中,第二掺杂型半导体层202可以是n型GaN。在一些实施方式中,第二掺杂型半导体层202可以是n型InGaN。在一些实施方式中,第二掺杂型半导体层202可以是n型AlInGaP。In some implementations, the second doped semiconductor layer 202 may be n-type GaN. In some implementations, the second doped semiconductor layer 202 may be n-type InGaN. In some implementations, the second doped semiconductor layer 202 may be n-type AlInGaP.

在一些实施例中,有源层203是LED单元的有源区。有源层203被布置在第一掺杂型半导体层201与第二掺杂型半导体层202之间并提供光。有源层203是将从第一掺杂型半导体层201以及第二掺杂型半导体层202分别提供的空穴和电子重新结合并且输出特定波长的光的层,并且该有源层可以具有单量子阱结构或多量子阱(MQW)结构以及阱层和势垒层交替层叠。In some embodiments, active layer 203 is the active area of the LED unit. The active layer 203 is disposed between the first doped semiconductor layer 201 and the second doped semiconductor layer 202 and provides light. The active layer 203 is a layer that recombines holes and electrons respectively supplied from the first doped semiconductor layer 201 and the second doped semiconductor layer 202 and outputs light of a specific wavelength, and may have a single A quantum well structure or multiple quantum well (MQW) structure and well layers and barrier layers are alternately stacked.

在一些实施例中,进一步参见图3、图4、图5、图6和图19,图3中显示了由一个第一LED单元20、一个第二LED单元40、一个第三LED单元60组成的像素单元示意图;其中,MicroLED微显示芯片还包括:第一键合层100、第二键合层200和第三键合层300;第一键合层100位于驱动面板10和第一LED单元20之间,第二键合层200位于第一平坦化层30和第二LED单元40之间,第三键合层300位于第二平坦化层50和第三LED单元60之间。第一键合层100、第二键合层200和第三键合层300可以是非导电材料或者导电材料,满足将LED单元键合即可。In some embodiments, further referring to FIG. 3, FIG. 4, FIG. 5, FIG. 6 and FIG. 19, FIG. 3 shows a first LED unit 20, a second LED unit 40, and a third LED unit 60. Schematic diagram of the pixel unit; wherein, the MicroLED microdisplay chip also includes: a first bonding layer 100, a second bonding layer 200 and a third bonding layer 300; the first bonding layer 100 is located between the driving panel 10 and the first LED unit 20 , the second bonding layer 200 is located between the first planarization layer 30 and the second LED unit 40 , and the third bonding layer 300 is located between the second planarization layer 50 and the third LED unit 60 . The first bonding layer 100, the second bonding layer 200 and the third bonding layer 300 may be non-conductive materials or conductive materials, which are sufficient for bonding the LED units.

在一些实施例中,驱动面板10还包括第一公共触点,第一LED单元20的第一掺杂型半导体层201与对应的第一公共触点连接;驱动面板10还包括第二公共触点,第二LED单元40的第一掺杂型半导体层201与对应的第二公共触点连接;驱动面板10还包括第三公共触点,第三LED单元60的第一掺杂型半导体层201与对应的第三公共触点连接。需要说明的是,第一LED单元20、第二LED单元40、第三LED单元60分别能够由驱动面板10通过分时单独被驱动,分时驱动可以理解为:在第一时刻将第一LED单元20的第一掺杂型半导体层201与对应的第一公共触点,同时配合第一LED单元20的第二掺杂型半导体层202与第一触点连接,使得第一LED单元20可以在第一时刻被点亮,实现了第一LED单元20可以由一个或多个驱动电路单独驱动,并发出相应颜色的光;当然,第二LED单元40和第三LED单元60的分时驱动与上述原理相似,分别是在第二时刻和第三时刻下,在对应的公共触点和第一触点配合下,使得第二LED单元40和第三LED单元60被点亮并发出对应颜色的光。In some embodiments, the driving panel 10 further includes a first common contact, and the first doped semiconductor layer 201 of the first LED unit 20 is connected to the corresponding first common contact; the driving panel 10 further includes a second common contact. point, the first doped semiconductor layer 201 of the second LED unit 40 is connected to the corresponding second common contact; the driving panel 10 also includes a third common contact, the first doped semiconductor layer of the third LED unit 60 201 is connected to the corresponding third public contact. It should be noted that the first LED unit 20 , the second LED unit 40 , and the third LED unit 60 can be driven individually by the driving panel 10 through time sharing. Time sharing driving can be understood as: turning the first LED on at the first moment. The first doped semiconductor layer 201 of the unit 20 is connected to the corresponding first common contact, and the second doped semiconductor layer 202 of the first LED unit 20 is connected to the first contact at the same time, so that the first LED unit 20 can Being lit at the first moment realizes that the first LED unit 20 can be driven individually by one or more driving circuits and emits light of the corresponding color; of course, the time-sharing driving of the second LED unit 40 and the third LED unit 60 Similar to the above principle, at the second moment and the third moment respectively, with the cooperation of the corresponding common contact and the first contact, the second LED unit 40 and the third LED unit 60 are lit and emit corresponding colors. of light.

在一些实施例中,第一触点101可以为阴极金属触点,第一公共触点、第二公共触点以及第三公共触点可以为阳极金属触点。第一公共触点、第二公共触点以及第三公共触点可以为多个并分布在驱动面板10上。第一触点101可以是不同颜色LED单元共享的触点,第一公共触点、第二公共触点以及第三公共触点分别是同一层相同颜色LED单元的公共电极触点,第一公共触点、第二公共触点以及第三公共触点分别与每个LED单元独立的连接,施加阳极电压,提供单独的驱动信号,从而可以达到单独控制每个LED单元发光的目的。In some embodiments, the first contact 101 may be a cathode metal contact, and the first, second and third common contacts may be anode metal contacts. The first common contact point, the second common contact point and the third common contact point may be multiple and distributed on the driving panel 10 . The first contact point 101 may be a contact point shared by LED units of different colors. The first common contact point, the second common contact point and the third common contact point are respectively common electrode contacts of LED units of the same layer and the same color. The contact, the second common contact, and the third common contact are independently connected to each LED unit, apply an anode voltage, and provide a separate drive signal, thereby achieving the purpose of individually controlling each LED unit to emit light.

在一些实施例中,第一键合层100、第二键合层200、第三键合层300是粘合材料层,同时还需要与第一掺杂型半导体层201电性连接起到电传导的作用。在一些实施方式中,第一键合层100、第二键合层200、第三键合层300可以为诸如金属或金属合金。在一些实施方式中,第一键合层100、第二键合层200、第三键合层300可以包括Au、Ag、Cu、Al等,且不限于此。应理解,对键合层的材料的描述仅是示例性的,而不是限制性的,本领域技术人员可以根据要求进行改变,所有这些改变在本发明的范围内。In some embodiments, the first bonding layer 100, the second bonding layer 200, and the third bonding layer 300 are adhesive material layers, and they also need to be electrically connected to the first doped semiconductor layer 201 to achieve electrical conductivity. The role of conduction. In some embodiments, the first bonding layer 100 , the second bonding layer 200 , and the third bonding layer 300 may be, for example, metal or metal alloy. In some embodiments, the first bonding layer 100, the second bonding layer 200, and the third bonding layer 300 may include Au, Ag, Cu, Al, etc., and are not limited thereto. It should be understood that the description of the materials of the bonding layer is only illustrative and not restrictive, and those skilled in the art can make changes according to requirements, and all such changes are within the scope of the present invention.

在一些实施例中,进一步参见图18和图19,第二键合层200对应第一LED单元20的位置具有暴露第一LED单元20的第一开孔1,第二发光层4的部分填充第一开孔1;第三键合层300对应第一LED单元20的位置具有暴露第一LED单元20的第二开孔3;第三键合层300对应第二LED单元40的位置具有暴露第二LED单元40的第三开孔5;第三发光层6的部分填充第二开孔3和第三开孔5。In some embodiments, further referring to FIGS. 18 and 19 , the second bonding layer 200 has a first opening 1 exposing the first LED unit 20 at a position corresponding to the first LED unit 20 , and the second luminescent layer 4 is partially filled. The first opening 1; the third bonding layer 300 has a second opening 3 exposing the first LED unit 20 at a position corresponding to the first LED unit 20; the third bonding layer 300 has a position corresponding to the second LED unit 40 exposing The third opening 5 of the second LED unit 40 and the third luminescent layer 6 are partially filled with the second opening 3 and the third opening 5 .

在一些实施例中,进一步参见图4,第二平坦化层50还具有多个第四通孔502,第四通孔502相对于第一通孔301设置;第三平坦化层70还具有多个第五通孔702,第五通孔702相对于第四通孔502设置;第一通孔301、第四通孔502和第五通孔702依次连通,并与第一LED单元20之间形成第一凹陷区域400。可以理解的是,第一凹陷区域400是由第一通孔301、第四通孔502和第五通孔702正对形成的一个连续贯通的区域,可以呈柱状、也可以呈碗状或喇叭状,为了提高第一LED单元20发光的均匀性,可以将第一LED单元20设置在第一凹陷区域400的中心位置,从而使得第一颜色光可以均匀穿过第一通孔301、第四通孔502和第五通孔702。In some embodiments, further referring to FIG. 4 , the second planarization layer 50 also has a plurality of fourth through holes 502 , the fourth through holes 502 are arranged relative to the first through holes 301 ; the third planarization layer 70 also has a plurality of fourth through holes 502 . A fifth through hole 702 is arranged relative to the fourth through hole 502; the first through hole 301, the fourth through hole 502 and the fifth through hole 702 are connected in sequence and are connected to the first LED unit 20 A first recessed area 400 is formed. It can be understood that the first recessed area 400 is a continuous through area formed by the first through hole 301, the fourth through hole 502 and the fifth through hole 702, and may be in the shape of a column, a bowl or a horn. shape, in order to improve the uniformity of the first LED unit 20 emitting light, the first LED unit 20 can be disposed at the center of the first recessed area 400, so that the first color light can evenly pass through the first through hole 301, the fourth Through hole 502 and fifth through hole 702 .

在一些实施例中,进一步参见图5,第三平坦化层70还具有多个第六通孔703,第六通孔703相对于第二通孔501设置;第六通孔703与第二通孔501连通,并与第二LED单元40之间形成第二凹陷区域500。可以理解的是,第二凹陷区域500是由第六通孔703与第二通孔501连通正对形成的一个连续贯通的区域,可以呈柱状、也可以呈碗状或喇叭状,为了提高第二LED单元40发光的均匀性,可以将第二LED单元40设置在第二凹陷区域500的中心位置,从而使得第二颜色光可以均匀穿过第二通孔501和第六通孔703。In some embodiments, further referring to FIG. 5 , the third planarization layer 70 also has a plurality of sixth through holes 703 , and the sixth through holes 703 are arranged relative to the second through holes 501 ; the sixth through holes 703 are connected to the second through holes 501 . The hole 501 is connected and forms a second recessed area 500 with the second LED unit 40 . It can be understood that the second recessed area 500 is a continuous through area formed by the sixth through hole 703 and the second through hole 501 communicating and facing each other. It can be columnar, bowl-shaped or trumpet-shaped. In order to improve the To ensure the uniformity of light emitted by the two LED units 40, the second LED unit 40 can be disposed at the center of the second recessed area 500, so that the second color light can uniformly pass through the second through hole 501 and the sixth through hole 703.

在一些实施例中,进一步参见图6,第三通孔701与第三LED单元60之间形成第三凹陷区域600;可以理解的是,第三凹陷区域600可以呈柱状、也可以呈碗状或喇叭状,为了提高第三LED单元60发光的均匀性,可以将第三LED单元60设置在第三凹陷区域600的中心位置,从而使得第三颜色光可以均匀穿过第三通孔701。In some embodiments, further referring to FIG. 6 , a third recessed area 600 is formed between the third through hole 701 and the third LED unit 60; it can be understood that the third recessed area 600 can be columnar or bowl-shaped. or horn shape. In order to improve the uniformity of the third LED unit 60 emitting light, the third LED unit 60 can be disposed at the center of the third recessed area 600 so that the third color light can pass through the third through hole 701 uniformly.

在一些实施例中,参见图18,第一通孔301、第四通孔502和第五通孔702的孔径小于第一开孔1、第二开孔3中至少一者的孔径;第二通孔501和第六通孔703的孔径小于第三开孔5的孔径。可以理解的是,孔径的大小由所成孔的形状来确定,一般来说,第一通孔301、第四通孔502、第五通孔702、第二通孔501、第六通孔703以及第一开孔1、第二开孔3、第三开孔5的形状为圆形,即孔径为圆形孔的内径;当然,孔的形状不限于上述的形状,还可以是三角形、正方形、正五边形、正六边形等其它正多边形,孔径的大小可以以各自形状下按统一标准确定,例如,正方形的孔径可以为中心到边之间的距离,这里的中心指正多边形的内切圆或外接圆的圆心。通过设置上述的孔径大小关系,可以避免通孔孔径过大而造成反射层与键合层之间的短路。In some embodiments, referring to FIG. 18 , the apertures of the first through hole 301 , the fourth through hole 502 and the fifth through hole 702 are smaller than the aperture of at least one of the first opening hole 1 and the second opening hole 3 ; The diameters of the through hole 501 and the sixth through hole 703 are smaller than the diameter of the third opening 5 . It can be understood that the size of the hole is determined by the shape of the hole. Generally speaking, the first through hole 301, the fourth through hole 502, the fifth through hole 702, the second through hole 501, and the sixth through hole 703 And the shapes of the first opening 1, the second opening 3, and the third opening 5 are circular, that is, the hole diameter is the inner diameter of the circular hole; of course, the shape of the hole is not limited to the above shape, and can also be a triangle or a square. , regular pentagon, regular hexagon and other regular polygons, the size of the aperture can be determined according to unified standards according to their respective shapes. For example, the aperture of a square can be the distance from the center to the sides, where the center refers to the inscribed part of the polygon. The center of a circle or circumscribed circle. By setting the above-mentioned aperture size relationship, short circuits between the reflective layer and the bonding layer caused by excessively large through-hole apertures can be avoided.

在一些实施例中,以上的各通孔可以采用干法刻蚀形成,例如可以将通孔的侧壁刻蚀为垂直的面,且通孔的侧壁与平坦化层的顶表面之间的夹角为直角。通孔的结构还可以是碗状结构或喇叭状结构,从而可以对LED的发射光线进行准直。本申请实施例对具有多个通孔的平坦化层的材料不做具体限制,第一平坦化层30、第二平坦化层50、第三平坦化层70的材料例如可以包括有机树脂,有机黑矩阵光刻胶、彩色滤光光刻胶、以及聚酰亚胺等。In some embodiments, each of the above through holes can be formed by dry etching. For example, the side walls of the through holes can be etched into vertical surfaces, and the distance between the side walls of the through holes and the top surface of the planarization layer The included angle is a right angle. The structure of the through hole can also be a bowl-shaped structure or a horn-shaped structure, so that the emitted light of the LED can be collimated. The embodiments of the present application do not specifically limit the material of the planarization layer having multiple through holes. The materials of the first planarization layer 30 , the second planarization layer 50 , and the third planarization layer 70 may include, for example, organic resin. Black matrix photoresist, color filter photoresist, and polyimide, etc.

在一些实施例中,参见图2,MicroLED微显示芯片还包括:填平层80,填平层80包括第一填平单元801、第二填平单元802和第三填平单元803;第一填平单元801填充第一凹陷区域400,第二填平单元802填充第二凹陷区域500,第三填平单元803填充第三凹陷区域600。可以理解的是,填平层80为透明材质,以便于对应的LED单元发出的光不被阻挡。第一填平单元801可以完全覆盖第一LED单元20,第二填平单元802可以完全覆盖第二LED单元40,第三填平单元803可以完全覆盖第三LED单元60;需要说明的是,填平层80可以对第一LED单元20、第二LED单元40和第三LED单元60起到保护作用,还可以将LED单元的出光面和侧面的出光都能有效利用,提高出光效率。In some embodiments, referring to Figure 2, the MicroLED microdisplay chip further includes: a leveling layer 80, the leveling layer 80 includes a first leveling unit 801, a second leveling unit 802 and a third leveling unit 803; The filling unit 801 fills the first depressed area 400 , the second filling unit 802 fills the second depressed area 500 , and the third filling unit 803 fills the third depressed area 600 . It can be understood that the filling layer 80 is made of transparent material so that the light emitted by the corresponding LED unit is not blocked. The first leveling unit 801 can completely cover the first LED unit 20, the second leveling unit 802 can completely cover the second LED unit 40, and the third leveling unit 803 can completely cover the third LED unit 60; it should be noted that, The leveling layer 80 can protect the first LED unit 20 , the second LED unit 40 and the third LED unit 60 , and can also effectively utilize the light emitting surface and side light of the LED unit to improve the light emitting efficiency.

在一些实施例中,参见图2,MicroLED微显示芯片还包括:反射层90,反射层90设于第一凹陷区域400、第二凹陷区域500、第三凹陷区域600中任一者的侧壁。进一步地,反射层90设于第一通孔301、第二通孔501、第三通孔701、第四通孔502、第五通孔702、第六通孔703中至少一者的侧壁。In some embodiments, referring to FIG. 2 , the MicroLED microdisplay chip further includes: a reflective layer 90 , the reflective layer 90 is provided on the sidewall of any one of the first recessed area 400 , the second recessed area 500 , and the third recessed area 600 . Further, the reflective layer 90 is provided on the side wall of at least one of the first through hole 301, the second through hole 501, the third through hole 701, the fourth through hole 502, the fifth through hole 702, and the sixth through hole 703. .

可以理解的是,反射层90不仅可以有效阻挡LED单元的侧壁漏光,还可以反射LED单元发出的光线,且设置有反射层90的格栅孔还能够聚拢和准直反射层90的反射光线和LED单元发射的光线,这样可以进一步提升出光效率。It can be understood that the reflective layer 90 can not only effectively block light leakage from the side walls of the LED unit, but also reflect the light emitted by the LED unit, and the grid holes provided with the reflective layer 90 can also gather and collimate the reflected light of the reflective layer 90 and the light emitted by the LED unit, which can further improve the light extraction efficiency.

在一些实施例中,可以以第一凹陷区域400、第二凹陷区域500、第三凹陷区域600作为基础形成反射层90,能够避免在MicroLED微显示芯片的LED单元之间的微小间隙中进行加工,从而大幅降低了加工难度,拉大工艺窗口,提升加工良率,可应用于高分辨率和高像素密度的产品。In some embodiments, the reflective layer 90 can be formed based on the first recessed area 400, the second recessed area 500, and the third recessed area 600, which can avoid processing in the tiny gaps between the LED units of the MicroLED microdisplay chip. , thus greatly reducing the processing difficulty, widening the process window, improving the processing yield, and can be applied to products with high resolution and high pixel density.

在一些实施例中,反射层90可以采用有机材料制成,可选的有机材料包括但不限于高反有机涂料。反射层90也可以采用无机材料制成,可选的无机材料包括但不限于金属材料,例如Al,Cu,Ag等。反射层90可以通过原子层沉积(Atomic Layer Deposition,ALD),化学气相沉积(Chemical Vapor Deposition,CVD),蒸发,溅射等方式沉积到对应区域的侧壁。In some embodiments, the reflective layer 90 can be made of organic materials. Optional organic materials include but are not limited to highly reflective organic paints. The reflective layer 90 can also be made of inorganic materials. Optional inorganic materials include but are not limited to metal materials, such as Al, Cu, Ag, etc. The reflective layer 90 can be deposited on the sidewall of the corresponding area through atomic layer deposition (ALD), chemical vapor deposition (Chemical Vapor Deposition, CVD), evaporation, sputtering, or other methods.

在一些实施例中,第一LED单元20可以发出第一颜色光,第一颜色光包括但不限于:红光、绿光、蓝光、黄光或紫外光中的任意一种;第二LED单元40可以发出第二颜色光,第二颜色光包括但不限于:红光、绿光、蓝光、黄光或紫外光中的任意一种;第三LED单元60可以发出第三颜色光,第三颜色光包括但不限于:红光、绿光、蓝光、黄光或紫外光中的任意一种。In some embodiments, the first LED unit 20 can emit a first color light, and the first color light includes but is not limited to: any one of red light, green light, blue light, yellow light or ultraviolet light; the second LED unit 40 can emit a second color light, the second color light includes but is not limited to: any one of red light, green light, blue light, yellow light or ultraviolet light; the third LED unit 60 can emit a third color light, the third Colored light includes but is not limited to: any one of red light, green light, blue light, yellow light or ultraviolet light.

在一些实施例中,第一颜色光、第二颜色光和第三颜色光分别选自:红光、绿光和蓝光中的一种。其中,第一颜色光、第二颜色光、第三颜色光均不相同。In some embodiments, the first color light, the second color light and the third color light are respectively selected from one of: red light, green light and blue light. Among them, the first color light, the second color light, and the third color light are all different.

在一些实施例中,进一步参见图4、图5和图6,MicroLED微显示芯片还包括;第一钝化层21、第一电极层22、第一保护层23、第二钝化层41、第二电极层42、第二保护层43、第三钝化层61、第三电极层62和第三保护层63;第一钝化层21覆盖第一LED单元20和第一键合层100,第一钝化层21具有暴露第一LED单元20的第二掺杂型半导体层202的第一开口210;第一电极层22通过第一开口210将第一LED单元20的第二掺杂型半导体层202与对应的第一触点101电性连接;第一保护层23覆盖第一钝化层21和第一电极层22;第二钝化层41覆盖第二LED单元40和第二键合层200,第二钝化层41具有暴露第二LED单元40的第二掺杂型半导体层202的第二开口410;第二电极层42通过第二开口410将第二LED单元40的第二掺杂型半导体层202与对应的第一触点101电性连接;第二保护层43覆盖第二钝化层41和第二电极层42;第三钝化层61覆盖第三LED单元60和第三键合层300,第三钝化层61具有暴露第三LED单元60的第二掺杂型半导体层202的第三开口610;第三电极层62通过第三开口610将第三LED单元60的第二掺杂型半导体层202与对应的第一触点101电性连接;第三保护层63覆盖第三钝化层61和第三电极层62。In some embodiments, further referring to Figures 4, 5 and 6, the MicroLED microdisplay chip also includes; a first passivation layer 21, a first electrode layer 22, a first protective layer 23, a second passivation layer 41, The second electrode layer 42, the second protective layer 43, the third passivation layer 61, the third electrode layer 62 and the third protective layer 63; the first passivation layer 21 covers the first LED unit 20 and the first bonding layer 100 , the first passivation layer 21 has a first opening 210 that exposes the second doped semiconductor layer 202 of the first LED unit 20; the first electrode layer 22 uses the first opening 210 to dope the second doped layer of the first LED unit 20. The type semiconductor layer 202 is electrically connected to the corresponding first contact 101; the first protective layer 23 covers the first passivation layer 21 and the first electrode layer 22; the second passivation layer 41 covers the second LED unit 40 and the second The bonding layer 200 and the second passivation layer 41 have a second opening 410 that exposes the second doped semiconductor layer 202 of the second LED unit 40; the second electrode layer 42 passes through the second opening 410 to expose the second doped semiconductor layer 202 of the second LED unit 40. The second doped semiconductor layer 202 is electrically connected to the corresponding first contact 101; the second protective layer 43 covers the second passivation layer 41 and the second electrode layer 42; the third passivation layer 61 covers the third LED unit 60 and the third bonding layer 300, the third passivation layer 61 has a third opening 610 exposing the second doped semiconductor layer 202 of the third LED unit 60; the third electrode layer 62 passes the third opening 610 The second doped semiconductor layer 202 of the LED unit 60 is electrically connected to the corresponding first contact 101; the third protective layer 63 covers the third passivation layer 61 and the third electrode layer 62.

在一些实施例中,第一钝化层21、第二钝化层41、第三钝化层61的材质包括无机材料或者有机材料以对LED单元进行隔离和保护,无机材料包括SiO2、Al2O3、ZrO2、TiO2、Si3N4、HfO2中任意一种或几种的组合;有机材料包括黑矩阵光刻胶、彩色滤光光刻胶、聚酰亚胺、挡墙胶(BANK)、Overcoat胶、近紫外光负光刻胶、苯丙环丁烯中任意一种或几种的组合。In some embodiments, the materials of the first passivation layer 21, the second passivation layer 41, and the third passivation layer 61 include inorganic materials or organic materials to isolate and protect the LED unit. The inorganic materials include SiO 2 , Al 2 O 3 , ZrO 2 , TiO 2 , Si 3 N 4 , HfO 2 any one or a combination of several; organic materials include black matrix photoresist, color filter photoresist, polyimide, retaining wall Any one or a combination of BANK, Overcoat glue, near-UV negative photoresist, and phenylpropylcyclobutene.

在一些实施例中,第一电极层22、第二电极层42、第三电极层62为N极金属层,材料可以为氧化铟锡、Cr、Ti、Pt、Au、Al、Cu、Ge或Ni等。In some embodiments, the first electrode layer 22, the second electrode layer 42, and the third electrode layer 62 are N-pole metal layers, and the material may be indium tin oxide, Cr, Ti, Pt, Au, Al, Cu, Ge or Ni et al.

在一些实施例中,第一保护层23、第二保护层43、第三保护层63可以覆盖多个LED单元,以防止刻蚀损伤LED的出光面或第一电极层22、第二电极层42、第三电极层62中的至少一者。第一保护层23、第二保护层43、第三保护层63均可以透射LED单元发出的光,从而第一保护层23、第二保护层43、第三保护层63应具备足够的透明度,一般地可采用二氧化硅、氮化硅、氧化铝等材质。需要说明的是,第一保护层23、第二保护层43、第三保护层63均是连续的膜层结构,位于栅格层的下部,且位于LED单元的上部。第一保护层23、第二保护层43、第三保护层63的厚度例如可以为300~800nm,当然,厚度也可以根据具体情况进行选择。In some embodiments, the first protective layer 23, the second protective layer 43, and the third protective layer 63 can cover multiple LED units to prevent etching from damaging the light-emitting surface of the LED or the first electrode layer 22 and the second electrode layer. 42. At least one of the third electrode layers 62 . The first protective layer 23, the second protective layer 43, and the third protective layer 63 can all transmit the light emitted by the LED unit, so the first protective layer 23, the second protective layer 43, and the third protective layer 63 should have sufficient transparency. Generally, materials such as silicon dioxide, silicon nitride, and alumina can be used. It should be noted that the first protective layer 23, the second protective layer 43, and the third protective layer 63 are all continuous film layer structures, located at the lower part of the grid layer and at the upper part of the LED unit. The thickness of the first protective layer 23, the second protective layer 43, and the third protective layer 63 may be, for example, 300 to 800 nm. Of course, the thickness may also be selected according to specific circumstances.

在一些实施例中,MicroLED微显示芯片还包括:多个导电柱900,导电柱900设于对应的第一触点101上并与对应的第一触点101连接;导电柱900沿远离驱动面板10的方向依次贯穿第一钝化层21、第一保护层23、第一平坦化层30、第二钝化层41、第二保护层43、第二平坦化层50、第三钝化层61,导电柱900一并连接对应的所述第一电极层22、对应的所述第二电极层42和对应的所述第三电极层62。可以理解的是,导电柱900连接第一电极层22、第二电极层42和第三电极层62,使得它们能够共同参与电流的传输和分布,确保电流能够流经每个电极层,从而实现LED单元的正常发光。进一步参见图4-图6,当导电柱900在贯穿第一钝化层21、第二钝化层41和第三钝化层61时,还需要注意导电柱900与第一键合层100、第二键合层200和第三键合层300的电隔离,避免当第一键合层100、第二键合层200和第三键合层300为导电材质时与导电柱900可能出现的短路。进一步地,导电柱900采用金属材料。In some embodiments, the MicroLED microdisplay chip also includes: a plurality of conductive pillars 900, the conductive pillars 900 are provided on the corresponding first contacts 101 and connected to the corresponding first contacts 101; the conductive pillars 900 extend along the edge away from the driving panel. The direction of 10 sequentially penetrates the first passivation layer 21, the first protective layer 23, the first planarization layer 30, the second passivation layer 41, the second protective layer 43, the second planarization layer 50, and the third passivation layer. 61. The conductive pillar 900 collectively connects the corresponding first electrode layer 22, the corresponding second electrode layer 42, and the corresponding third electrode layer 62. It can be understood that the conductive pillar 900 connects the first electrode layer 22, the second electrode layer 42 and the third electrode layer 62, so that they can jointly participate in the transmission and distribution of current, ensuring that the current can flow through each electrode layer, thereby achieving Normal lighting of the LED unit. Referring further to FIGS. 4-6 , when the conductive pillar 900 penetrates the first passivation layer 21 , the second passivation layer 41 and the third passivation layer 61 , it is also necessary to pay attention to the connection between the conductive pillar 900 and the first bonding layer 100 and 61 . The electrical isolation between the second bonding layer 200 and the third bonding layer 300 avoids possible interference with the conductive pillars 900 when the first bonding layer 100 , the second bonding layer 200 and the third bonding layer 300 are made of conductive materials. short circuit. Further, the conductive pillar 900 is made of metal material.

在一些实施例中,以图3为例,至少一个第一LED单元20、至少一个第二LED单元40和至少一个第三LED单元60形成MicroLED微显示芯片的一个全彩像素单元。In some embodiments, taking FIG. 3 as an example, at least one first LED unit 20, at least one second LED unit 40, and at least one third LED unit 60 form a full-color pixel unit of a MicroLED microdisplay chip.

在一些实施例中,第一填平单元801的顶表面、第二填平单元802的顶表面、第三填平单元803的顶表面与第三平坦化层70的顶表面齐平;或者,第一填平单元801的顶表面、第二填平单元802的顶表面、第三填平单元803的顶表面低于第三平坦化层70的顶表面。可以理解的是,齐平的结构不仅可以有效防止相邻LED单元之间光串扰,还可以保证Micro LED微显示芯片结构的平整性、稳定性,便于后续的生产工艺。In some embodiments, the top surface of the first flattening unit 801, the top surface of the second flattening unit 802, and the top surface of the third flattening unit 803 are flush with the top surface of the third planarization layer 70; or, The top surfaces of the first flattening unit 801 , the second flattening unit 802 , and the third flattening unit 803 are lower than the top surface of the third planarization layer 70 . It can be understood that the flush structure can not only effectively prevent optical crosstalk between adjacent LED units, but also ensure the flatness and stability of the Micro LED microdisplay chip structure, which facilitates subsequent production processes.

在一些实施例中,第一LED单元20、第二LED单元40、第三LED单元60的尺寸为0.1~5微米;相邻的第一LED单元20、第二LED单元40、第三LED单元60之间的间距为1~10微米。In some embodiments, the size of the first LED unit 20, the second LED unit 40, and the third LED unit 60 is 0.1 to 5 microns; the adjacent first LED unit 20, the second LED unit 40, and the third LED unit The spacing between 60 is 1~10 microns.

在一些实施例中,驱动面板10可以包括半导体材料,诸如硅、碳化硅、氮化家、锗、砷化家、磷化锢。驱动面板10可以具有在其中形成的驱动电路,并且驱动面板10可以是CMOS背板或TFT玻璃基板。In some embodiments, the driving panel 10 may include semiconductor materials such as silicon, silicon carbide, nitride, germanium, arsenide, and indium phosphide. The driving panel 10 may have a driving circuit formed therein, and may be a CMOS backplane or a TFT glass substrate.

在一些实施例中,参见图2,MicroLED微显示芯片还包括:微透镜阵列700,微透镜阵列700包括多个微透镜单元800,微透镜单元800设于第一LED单元20、第二LED单元40、第三LED单元60至少其中一者的上方。具体的,微透镜单元800设于第三平坦化层70上并覆盖第一凹陷区域400、第二凹陷区域500、第三凹陷区域600中的至少一者。微透镜单元800可用于对LED单元发出的光线进行聚拢和/或准直,从而可以提升Micro LED微显示芯片的发光效率。微透镜单元800的发光曲面可以为不规则的曲面状,也可以为规则的曲面状,比如发光曲面可以为弧形曲面或半球形曲面。微透镜单元800的发光曲面的曲率半径与LED单元的尺寸的比率设置在0.5-3。In some embodiments, referring to Figure 2, the MicroLED microdisplay chip also includes: a microlens array 700. The microlens array 700 includes a plurality of microlens units 800. The microlens units 800 are provided in the first LED unit 20 and the second LED unit. 40. Above at least one of the third LED units 60 . Specifically, the microlens unit 800 is provided on the third planarization layer 70 and covers at least one of the first recessed area 400, the second recessed area 500, and the third recessed area 600. The microlens unit 800 can be used to gather and/or collimate the light emitted by the LED unit, thereby improving the luminous efficiency of the Micro LED microdisplay chip. The light-emitting curved surface of the microlens unit 800 may be an irregular curved surface or a regular curved surface. For example, the light-emitting curved surface may be an arc-shaped curved surface or a hemispherical curved surface. The ratio of the curvature radius of the light-emitting curved surface of the microlens unit 800 to the size of the LED unit is set at 0.5-3.

在一些实施例中,以图19的MicroLED微显示芯片为例,提供一种MicroLED微显示芯片的制备方法,包括:In some embodiments, taking the MicroLED microdisplay chip in Figure 19 as an example, a method for preparing a MicroLED microdisplay chip is provided, including:

提供驱动面板10,驱动面板10包括多个第一触点101;A driving panel 10 is provided, and the driving panel 10 includes a plurality of first contacts 101;

在驱动面板10上形成第一发光层2,第一发光层2包括多个第一LED单元20,第一LED单元20排布于驱动面板10上,第一LED单元20用于发出第一颜色光;A first light-emitting layer 2 is formed on the driving panel 10. The first light-emitting layer 2 includes a plurality of first LED units 20. The first LED units 20 are arranged on the driving panel 10. The first LED units 20 are used to emit a first color. Light;

在第一发光层2的上方形成第二发光层4,第二发光层4包括多个阵列排布的第二LED单元40,第二LED单元40用于发出第二颜色光;A second light-emitting layer 4 is formed above the first light-emitting layer 2. The second light-emitting layer 4 includes a plurality of second LED units 40 arranged in an array, and the second LED units 40 are used to emit light of the second color;

其中,第一LED单元20和第二LED单元40在驱动面板10上的正投影不重合;第一LED单元20的第二掺杂型半导体层202和相邻的至少一个第二LED单元40的第二掺杂型半导体层202通过第一触点101与驱动面板10电性连接;第一LED单元20和第二LED单元40分别能够由驱动面板10通过分时单独被驱动。Wherein, the orthographic projections of the first LED unit 20 and the second LED unit 40 on the driving panel 10 do not overlap; the second doped semiconductor layer 202 of the first LED unit 20 and the adjacent at least one second LED unit 40 The second doped semiconductor layer 202 is electrically connected to the driving panel 10 through the first contact 101; the first LED unit 20 and the second LED unit 40 can be driven individually by the driving panel 10 through time sharing.

进一步参见图20-27,示意出了图19所示的MicroLED微显示芯片制备过程中不同阶段的横截面图。Referring further to Figures 20-27, cross-sectional views of different stages in the preparation process of the MicroLED microdisplay chip shown in Figure 19 are schematically illustrated.

参见图20,先提供驱动面板10,驱动面板10可以包括由互补金属氧化物半导体CMOS器件或者TFT器件等构成的电路层,这些CMOS器件或者TFT器件在驱动面板10中可以形成驱动电路,驱动面板10还可以包括与驱动电路连接的多个触点,多个触点包括第一触点101以及第一公共触点、第二公共触点和第三公共触点,第一触点101可以分别与每一LED单元的第二掺杂型半导体层202对应电连接,第一公共触点、第二公共触点和第三公共触点分别与多个LED单元的第一掺杂型半导体层201电连接,以单独驱动多个LED单元中的任一LED单元发光;接着可以在供驱动面板10上形成第一键合层100;然后将形成有第一LED外延层11的衬底通过第一键合层100与驱动面板10键合,以使第一LED外延层11形成于驱动面板10上。Referring to Figure 20, a driving panel 10 is provided first. The driving panel 10 may include a circuit layer composed of a complementary metal oxide semiconductor CMOS device or a TFT device. These CMOS devices or TFT devices may form a driving circuit in the driving panel 10. The driving panel 10 may also include a plurality of contacts connected to the driving circuit. The plurality of contacts include a first contact 101 and a first common contact, a second common contact and a third common contact. The first contacts 101 may be respectively Correspondingly electrically connected to the second doped semiconductor layer 202 of each LED unit, the first common contact, the second common contact and the third common contact are respectively connected to the first doped semiconductor layer 201 of the plurality of LED units. Electrically connected to individually drive any one of the plurality of LED units to emit light; then the first bonding layer 100 can be formed on the driving panel 10; and then the substrate with the first LED epitaxial layer 11 formed thereon is passed through the first The bonding layer 100 is bonded to the driving panel 10 so that the first LED epitaxial layer 11 is formed on the driving panel 10 .

具体的,可以将衬底上的第一LED外延层11翻转,并可以通过将键合层融合形成第一键合层100。从而可以将第一LED外延层11键合至驱动面板10上,接着将衬底剥离掉,剥离方法包括但不限于激光剥离、干法刻蚀、湿法刻蚀、机械抛光等;对翻转后的第一LED外延层11还可以进行减薄操作,减薄操作包括干法刻蚀、湿法刻蚀或者机械抛光。Specifically, the first LED epitaxial layer 11 on the substrate can be turned over, and the first bonding layer 100 can be formed by fusing the bonding layers. Therefore, the first LED epitaxial layer 11 can be bonded to the driving panel 10, and then the substrate can be peeled off. The peeling method includes but is not limited to laser peeling, dry etching, wet etching, mechanical polishing, etc.; after flipping The first LED epitaxial layer 11 can also undergo a thinning operation, and the thinning operation includes dry etching, wet etching or mechanical polishing.

参见图21,可以根据图形化掩膜设计MESA图形,对第一LED外延层11进行刻蚀,以形成多个第一LED单元20,第一LED单元20为功能化的台阶结构,第一LED单元20包括第一掺杂型半导体层201、有源层203和第二掺杂型半导体层202。应理解,刻蚀包括干法或湿法的方式。Referring to Figure 21, the MESA pattern can be designed according to the patterned mask, and the first LED epitaxial layer 11 can be etched to form a plurality of first LED units 20. The first LED units 20 are functional step structures. The unit 20 includes a first doped semiconductor layer 201, an active layer 203 and a second doped semiconductor layer 202. It should be understood that etching includes dry or wet methods.

参见图22,先在第一LED单元20和第一键合层100上淀积第一钝化层21,然后在第一钝化层21对应第一LED单元20的第二掺杂型半导体层202的位置设置第一开口210,接着设置第一电极层22,位于驱动面板的上部,且在钝化层的外部,第一电极层22通过第一开口210将第一LED单元20的第二掺杂型半导体层202与对应的第一触点101电性连接。Referring to FIG. 22 , the first passivation layer 21 is first deposited on the first LED unit 20 and the first bonding layer 100 , and then the first passivation layer 21 corresponds to the second doped semiconductor layer of the first LED unit 20 . A first opening 210 is provided at the position 202, and then a first electrode layer 22 is provided, located on the upper part of the driving panel and outside the passivation layer. The first electrode layer 22 connects the second electrode of the first LED unit 20 through the first opening 210. The doped semiconductor layer 202 is electrically connected to the corresponding first contact 101 .

参见图23,可以在多个第一LED单元20的上部形成第一平坦化层30,第一平坦化层30的材料如可以包括有机树脂,有机黑矩阵光刻胶、彩色滤光光刻胶、以及聚酰亚胺等。Referring to FIG. 23 , a first planarization layer 30 may be formed on the upper part of the plurality of first LED units 20 . The material of the first planarization layer 30 may include organic resin, organic black matrix photoresist, and color filter photoresist. , and polyimide, etc.

参见图24,在第一平坦化层30上先形成第二LED单元40,形成方式与第一LED单元20相同;其中,需要在第二键合层200对应第一LED单元20的位置形成暴露第一LED单元20的第一开孔1,使得第二发光层4的第二钝化层41部分填充第一开孔1。Referring to FIG. 24 , the second LED unit 40 is first formed on the first planarization layer 30 in the same manner as the first LED unit 20 ; where, an exposure needs to be formed at the position of the second bonding layer 200 corresponding to the first LED unit 20 The first opening 1 of the first LED unit 20 is such that the second passivation layer 41 of the second light-emitting layer 4 partially fills the first opening 1 .

参见图25,可以在多个第二LED单元40的上部形成第二平坦化层50,第二平坦化层50的材料如可以包括有机树脂,有机黑矩阵光刻胶、彩色滤光光刻胶、以及聚酰亚胺等。Referring to FIG. 25 , a second planarization layer 50 may be formed on the upper part of the plurality of second LED units 40 . The material of the second planarization layer 50 may include organic resin, organic black matrix photoresist, and color filter photoresist. , and polyimide, etc.

参见图26,在第二平坦化层50上先形成第三LED单元60,形成方式与第一LED单元20、第二LED单元40均相同;其中,需要在第三键合层300应第一LED单元20的位置形成暴露第一LED单元20的第二开孔3;以及在第三键合层300对应第二LED单元40的位置形成暴露第二LED单元40的第三开孔5;第三发光层6的第三钝化层61部分填充在第二开孔3和第三开孔5。Referring to Figure 26, the third LED unit 60 is first formed on the second planarization layer 50 in the same manner as the first LED unit 20 and the second LED unit 40; wherein, the third bonding layer 300 needs to be The second opening 3 is formed at the position of the LED unit 20 to expose the first LED unit 20; and the third opening 5 is formed at the position of the third bonding layer 300 corresponding to the second LED unit 40 to expose the second LED unit 40; The third passivation layer 61 of the three light-emitting layers 6 is partially filled in the second opening 3 and the third opening 5 .

参见图27和图19,先在多个第三LED单元60的上部形成第三平坦化层70,第三平坦化层70的材料如可以包括有机树脂,有机黑矩阵光刻胶、彩色滤光光刻胶、以及聚酰亚胺等;然后在在第三平坦化层70上设置微透镜阵列700,微透镜阵列700包括多个微透镜单元800,微透镜单元800覆盖第一LED单元20、第二LED单元40、第三LED单元60中的至少一者,得到MicroLED微显示芯片。Referring to Figures 27 and 19, a third planarization layer 70 is first formed on the upper part of the plurality of third LED units 60. The material of the third planarization layer 70 may include organic resin, organic black matrix photoresist, color filter, etc. Photoresist, polyimide, etc.; then a microlens array 700 is set on the third planarization layer 70. The microlens array 700 includes a plurality of microlens units 800, and the microlens unit 800 covers the first LED unit 20, At least one of the second LED unit 40 and the third LED unit 60 obtains a MicroLED microdisplay chip.

在一些实施例中,以图2的MicroLED微显示芯片的制备为例,制备方法包括以下步骤:In some embodiments, taking the preparation of the MicroLED microdisplay chip in Figure 2 as an example, the preparation method includes the following steps:

提供驱动面板10,驱动面板10包括多个第一触点101;A driving panel 10 is provided, and the driving panel 10 includes a plurality of first contacts 101;

在驱动面板10上形成第一发光层2,第一发光层2包括多个第一LED单元20,第一LED单元20用于发出第一颜色光;A first light-emitting layer 2 is formed on the driving panel 10. The first light-emitting layer 2 includes a plurality of first LED units 20, and the first LED units 20 are used to emit light of a first color;

形成第一平坦化层30,第一平坦化层30具有多个第一通孔301,多个第一通孔301分别围绕第一LED单元20设置,第一颜色光由通过第一通孔301出射;A first planarization layer 30 is formed. The first planarization layer 30 has a plurality of first through holes 301 . The plurality of first through holes 301 are respectively arranged around the first LED unit 20 . The first color light passes through the first through holes 301 shoot out;

在第一平坦化层30上形成第二发光层4,第二发光层4包括多个阵列排布的第二LED单元40,第二LED单元40用于发出第二颜色光;A second light-emitting layer 4 is formed on the first planarization layer 30. The second light-emitting layer 4 includes a plurality of second LED units 40 arranged in an array, and the second LED units 40 are used to emit second color light;

形成第二平坦化层50,第二平坦化层50具有多个第二通孔501,多个第二通孔501分别围绕第二LED单元40设置,第二颜色光通过第二通孔501出射;A second planarization layer 50 is formed. The second planarization layer 50 has a plurality of second through holes 501 . The plurality of second through holes 501 are respectively arranged around the second LED unit 40 . The second color light is emitted through the second through holes 501 ;

其中,第一LED单元20和第二LED单元40在驱动面板10上的正投影不重合;第一LED单元20的第二掺杂型半导体层202和相邻的至少一个第二LED单元40的第二掺杂型半导体层202通过第一触点101与驱动面板10电性连接;第一LED单元20和第二LED单元40分别能够由驱动面板10通过分时单独被驱动。Wherein, the orthographic projections of the first LED unit 20 and the second LED unit 40 on the driving panel 10 do not overlap; the second doped semiconductor layer 202 of the first LED unit 20 and the adjacent at least one second LED unit 40 The second doped semiconductor layer 202 is electrically connected to the driving panel 10 through the first contact 101; the first LED unit 20 and the second LED unit 40 can be driven individually by the driving panel 10 through time sharing.

可以理解的是,该制备方法在制备多层用于发出不同颜色光的LED单元时无需区分制作顺序,可以自由排序,简化了制备难度;且每层LED单元独立发光,通过栅格孔包围LED单元的方式使得栅格层上形成独立贯通的反光结构,提高不同LED单元的出光效率。It can be understood that this preparation method does not need to distinguish the production order when preparing multiple layers of LED units for emitting light of different colors, and can be freely sequenced, simplifying the preparation difficulty; and each layer of LED units emits light independently, and the LEDs are surrounded by grid holes. The unit method forms an independent and penetrating reflective structure on the grid layer, improving the light extraction efficiency of different LED units.

在一些实施例中,制备方法还包括:In some embodiments, the preparation method further includes:

在第二平坦化层50上形成第三发光层6,第三发光层6包括多个阵列排布的第三LED单元60,第三LED单元60用于发出第三颜色光;A third light-emitting layer 6 is formed on the second planarization layer 50. The third light-emitting layer 6 includes a plurality of third LED units 60 arranged in an array, and the third LED units 60 are used to emit third color light;

形成第三平坦化层70,第三平坦化层70具有多个第三通孔701,多个第三通孔701分别围绕第三LED单元60设置,第三颜色光通过第三通孔701出射;A third planarization layer 70 is formed. The third planarization layer 70 has a plurality of third through holes 701. The plurality of third through holes 701 are respectively arranged around the third LED unit 60. The third color light is emitted through the third through holes 701. ;

其中,第三LED单元60与第一LED单元20、第二LED单元40中的任一者在驱动面板10上的正投影不重合;第三LED单元60的第二掺杂型半导体层202、相邻的至少一个第一LED单元20的第二掺杂型半导体层202、相邻的至少一个第二LED单元40的第二掺杂型半导体层202均与对应的第一触点101电性连接;第三LED单元60能够由驱动面板10通过分时单独被驱动。Among them, the orthographic projection of the third LED unit 60 and any one of the first LED unit 20 and the second LED unit 40 on the driving panel 10 does not overlap; the second doped semiconductor layer 202 of the third LED unit 60, The second doped semiconductor layer 202 of at least one adjacent first LED unit 20 and the second doped semiconductor layer 202 of at least one adjacent second LED unit 40 are electrically connected to the corresponding first contact 101 Connection; the third LED unit 60 can be driven individually by the driving panel 10 through time sharing.

在一些实施例中,在驱动面板10上形成多个第一LED单元20之前,方法还包括:在驱动面板10上形成第一键合层100,第一键合层100位于驱动面板10和第一LED单元20之间;驱动面板10还包括第一公共触点,第一LED单元20的第一掺杂型半导体层201与对应的第一公共触点连接;In some embodiments, before forming the plurality of first LED units 20 on the driving panel 10 , the method further includes: forming a first bonding layer 100 on the driving panel 10 , the first bonding layer 100 being located between the driving panel 10 and the first LED unit 20 . between an LED unit 20; the driving panel 10 also includes a first common contact, and the first doped semiconductor layer 201 of the first LED unit 20 is connected to the corresponding first common contact;

在第一平坦化层30上形成多个第二LED单元40之前,方法还包括:在第一平坦化层30上形成第二键合层200,第二键合层200位于第一平坦化层30和第二LED单元40之间;驱动面板10还包括第二公共触点,第二LED单元40的第一掺杂型半导体层201与对应的第二公共触点连;Before forming the plurality of second LED units 40 on the first planarization layer 30 , the method further includes: forming a second bonding layer 200 on the first planarization layer 30 , the second bonding layer 200 being located on the first planarization layer. 30 and the second LED unit 40; the driving panel 10 also includes a second common contact, and the first doped semiconductor layer 201 of the second LED unit 40 is connected to the corresponding second common contact;

在第二平坦化层50上形成多个第三LED单元60之前,方法还包括:在第二平坦化层50上形成第三键合层300,第三键合层300位于第二平坦化层50和第三LED单元60之间;驱动面板10还包括第三公共触点,第三LED单元60的第一掺杂型半导体层201与对应的第三公共触点连接。Before forming the plurality of third LED units 60 on the second planarization layer 50 , the method further includes: forming a third bonding layer 300 on the second planarization layer 50 , the third bonding layer 300 being located on the second planarization layer. 50 and the third LED unit 60; the driving panel 10 further includes a third common contact, and the first doped semiconductor layer 201 of the third LED unit 60 is connected to the corresponding third common contact.

在一些实施例中,制备方法还包括:形成填平层80;填平层80包括第一填平单元801、第二填平单元802和第三填平单元803;第一填平单元801填充第一凹陷区域400,第二填平单元802填充第二凹陷区域500,第三填平单元803填充第三凹陷区域600。In some embodiments, the preparation method further includes: forming a filling layer 80; the filling layer 80 includes a first filling unit 801, a second filling unit 802 and a third filling unit 803; the first filling unit 801 fills The first recessed area 400 is filled with the second recessed area 500 by the second filling unit 802, and the third recessed area 600 is filled with the third recessed area 603 by the third filling unit 803.

在一些实施例中,在形成填平层80之前,制备方法还包括:In some embodiments, before forming the leveling layer 80, the preparation method further includes:

在第一凹陷区域400、第二凹陷区域500、第三凹陷区域600中任一者的侧壁形成反射层90;或者,The reflective layer 90 is formed on the side wall of any one of the first recessed area 400, the second recessed area 500, and the third recessed area 600; or,

在第一通孔301、第二通孔501、第三通孔701、第四通孔502、第五通孔702、第六通孔703中至少一者的侧壁形成反射层90。A reflective layer 90 is formed on the side wall of at least one of the first through hole 301 , the second through hole 501 , the third through hole 701 , the fourth through hole 502 , the fifth through hole 702 , and the sixth through hole 703 .

在一些实施例中,在形成填平层80之后,制备方法还包括:In some embodiments, after forming the leveling layer 80 , the preparation method further includes:

在第三平坦化层70上形成微透镜阵列700,微透镜阵列700包括多个微透镜单元800,微透镜单元800覆盖第一凹陷区域400、第二凹陷区域500、第三凹陷区域600中的至少一者。A microlens array 700 is formed on the third planarization layer 70 . The microlens array 700 includes a plurality of microlens units 800 . The microlens units 800 cover the first recessed area 400 , the second recessed area 500 , and the third recessed area 600 . At least one.

在一些实施例中,在驱动面板10上形成第一发光层2的步骤,还包括:形成多个第一LED单元20、第一钝化层21、第一电极层22和第一保护层23,第一钝化层21覆盖第一LED单元20和第一键合层100,第一钝化层21具有暴露第一LED单元20的第二掺杂型半导体层202的第一开口210,第一电极层22通过第一开口210将第一LED单元20的第二掺杂型半导体层202与对应的第一触点101电性连接,第一保护层23覆盖第一钝化层21和第一电极层22;In some embodiments, the step of forming the first luminescent layer 2 on the driving panel 10 further includes: forming a plurality of first LED units 20 , a first passivation layer 21 , a first electrode layer 22 and a first protective layer 23 , the first passivation layer 21 covers the first LED unit 20 and the first bonding layer 100, the first passivation layer 21 has a first opening 210 exposing the second doped semiconductor layer 202 of the first LED unit 20, An electrode layer 22 electrically connects the second doped semiconductor layer 202 of the first LED unit 20 to the corresponding first contact 101 through the first opening 210. The first protective layer 23 covers the first passivation layer 21 and the first contact 101. an electrode layer 22;

形成第二发光层4的步骤进一步包括:形成多个第二LED单元40、第二钝化层41、第二电极层42和第二保护层43,第二钝化层41覆盖第二LED单元40和第二键合层200,第二钝化层41具有暴露第二LED单元40的第二掺杂型半导体层202的第二开口410,第二电极层42通过第二开口410将第二LED单元40的第二掺杂型半导体层202与对应的第一触点101电性连接,第二保护层43覆盖第二钝化层41和第二电极层42;The step of forming the second light-emitting layer 4 further includes: forming a plurality of second LED units 40, a second passivation layer 41, a second electrode layer 42 and a second protective layer 43, the second passivation layer 41 covering the second LED unit 40 and the second bonding layer 200, the second passivation layer 41 has a second opening 410 exposing the second doped semiconductor layer 202 of the second LED unit 40, and the second electrode layer 42 passes through the second opening 410. The second doped semiconductor layer 202 of the LED unit 40 is electrically connected to the corresponding first contact 101, and the second protective layer 43 covers the second passivation layer 41 and the second electrode layer 42;

形成第三发光层6的步骤进一步包括:形成多个第三LED单元60、第三钝化层61、第三电极层62和第三保护层63,第三钝化层61覆盖第三LED单元60和第三键合层300,第三钝化层61具有暴露第三LED单元60的第二掺杂型半导体层202的第三开口610,第三电极层62通过第三开口610将第三LED单元60的第二掺杂型半导体层202与对应的第一触点101电性连接,第三保护层63覆盖第三钝化层61和第三电极层62。The step of forming the third light-emitting layer 6 further includes: forming a plurality of third LED units 60, a third passivation layer 61, a third electrode layer 62 and a third protective layer 63, the third passivation layer 61 covering the third LED unit 60 and the third bonding layer 300, the third passivation layer 61 has a third opening 610 exposing the second doped semiconductor layer 202 of the third LED unit 60, the third electrode layer 62 passes the third opening 610 The second doped semiconductor layer 202 of the LED unit 60 is electrically connected to the corresponding first contact 101 , and the third protective layer 63 covers the third passivation layer 61 and the third electrode layer 62 .

在一些实施例中,形成多个第一LED单元20的步骤包括:In some embodiments, forming the plurality of first LED units 20 includes:

提供第一衬底,第一衬底上设置有第一LED外延层11,第一LED外延层11包括层叠设置的第一掺杂型半导体层201、有源层203以及第二掺杂型半导体层202;A first substrate is provided. A first LED epitaxial layer 11 is provided on the first substrate. The first LED epitaxial layer 11 includes a stacked first doped semiconductor layer 201, an active layer 203 and a second doped semiconductor. layer202;

将驱动面板10与第一LED外延层11通过第一键合层100键合连接;The driving panel 10 and the first LED epitaxial layer 11 are bonded and connected through the first bonding layer 100;

去除第一衬底并暴露第一LED外延层11的第二掺杂型半导体层202;Remove the first substrate and expose the second doped semiconductor layer 202 of the first LED epitaxial layer 11;

根据图形化掩膜设计的MESA图形,对第一LED外延层11进行刻蚀,以形成多个第一LED单元20。According to the MESA pattern designed by the patterned mask, the first LED epitaxial layer 11 is etched to form a plurality of first LED units 20 .

在一些实施例中,形成多个第二LED单元40的步骤,包括:In some embodiments, the step of forming a plurality of second LED units 40 includes:

提供第二衬底,第二衬底上设置有第二LED外延层12,第二LED外延层12包括层叠设置的第一掺杂型半导体层201、有源层203以及第二掺杂型半导体层202;A second substrate is provided, and a second LED epitaxial layer 12 is provided on the second substrate. The second LED epitaxial layer 12 includes a stacked first doped semiconductor layer 201, an active layer 203, and a second doped semiconductor layer. layer202;

将第一平坦化层30与第二LED外延层12通过第二键合层200键合连接;The first planarization layer 30 and the second LED epitaxial layer 12 are bonded and connected through the second bonding layer 200;

去除第二衬底并暴露第二LED外延层12的第二掺杂型半导体层202;Remove the second substrate and expose the second doped semiconductor layer 202 of the second LED epitaxial layer 12;

根据图形化掩膜设计的MESA图形,对第二LED外延层12进行刻蚀,以形成多个第二LED单元40。The second LED epitaxial layer 12 is etched according to the MESA pattern designed by the patterned mask to form a plurality of second LED units 40 .

在一些实施例中,形成多个第三LED单元60的步骤,包括:In some embodiments, the step of forming a plurality of third LED units 60 includes:

提供第三衬底,第三衬底上设置有第三LED外延层13,第三LED外延层13包括层叠设置的第一掺杂型半导体层201、有源层203以及第二掺杂型半导体层202;A third substrate is provided, and a third LED epitaxial layer 13 is provided on the third substrate. The third LED epitaxial layer 13 includes a stacked first doped semiconductor layer 201, an active layer 203, and a second doped semiconductor layer. layer202;

将第二平坦化层50与第三LED外延层13通过第三键合层300键合连接;The second planarization layer 50 and the third LED epitaxial layer 13 are bonded and connected through the third bonding layer 300;

去除第三衬底并暴露第三LED外延层13的第二掺杂型半导体层202;Remove the third substrate and expose the second doped semiconductor layer 202 of the third LED epitaxial layer 13;

根据图形化掩膜设计的MESA图形,对第三LED外延层13进行刻蚀,以形成多个第三LED单元60。According to the MESA pattern designed by the patterned mask, the third LED epitaxial layer 13 is etched to form a plurality of third LED units 60 .

在一些实施例中,第一LED外延层11为发出红光的外延层,第二LED外延层12为发出绿光的外延层,第三LED外延层13为发出蓝光的外延层。In some embodiments, the first LED epitaxial layer 11 is an epitaxial layer that emits red light, the second LED epitaxial layer 12 is an epitaxial layer that emits green light, and the third LED epitaxial layer 13 is an epitaxial layer that emits blue light.

在一些实施例中,第一衬底、第二衬底、第三衬底可以采用玻璃、蓝宝石、碳化硅等材质。In some embodiments, the first substrate, the second substrate, and the third substrate may be made of glass, sapphire, silicon carbide, or other materials.

在一些实施例中,在形成第一电极层22、第二电极层42和第三电极层62的步骤之前,还包括:In some embodiments, before forming the first electrode layer 22 , the second electrode layer 42 and the third electrode layer 62 , the method further includes:

形成导电柱900,导电柱900设于第一触点101上并与对应的第一触点101连接;导电柱900沿远离驱动面板10的方向依次贯穿第一钝化层21、第一保护层23、第一平坦化层30、第二钝化层41、第二保护层43、第二平坦化层50、第三钝化层61,以同时连接第一电极层22、第二电极层42和第三电极层62。Conductive pillars 900 are formed, and the conductive pillars 900 are disposed on the first contacts 101 and connected to the corresponding first contacts 101; the conductive pillars 900 sequentially penetrate the first passivation layer 21 and the first protective layer in the direction away from the driving panel 10. 23. The first planarization layer 30, the second passivation layer 41, the second protective layer 43, the second planarization layer 50, and the third passivation layer 61 to simultaneously connect the first electrode layer 22 and the second electrode layer 42 and third electrode layer 62.

图7至图18示出了MicroLED微显示芯片制备过程中不同阶段的横截面图。Figures 7 to 18 show cross-sectional views of different stages in the preparation process of MicroLED microdisplay chips.

参见图7,先提供驱动面板10,驱动面板10可以包括由互补金属氧化物半导体CMOS器件或者TFT器件等构成的电路层,这些CMOS器件或者TFT器件在驱动面板10中可以形成驱动电路,驱动面板10还可以包括与驱动电路连接的多个触点,多个触点包括第一触点101以及第一公共触点、第二公共触点和第三公共触点,第一触点101可以分别与每一LED单元的第二掺杂型半导体层202对应电连接,第一公共触点、第二公共触点和第三公共触点分别与多个LED单元的第一掺杂型半导体层201电连接,以单独驱动多个LED单元中的任一LED单元发光;接着可以在供驱动面板10上形成第一键合层100;然后将形成有第一LED外延层11的衬底通过第一键合层100与驱动面板10键合,以使第一LED外延层11形成于驱动面板10上。Referring to Figure 7, a driving panel 10 is provided first. The driving panel 10 may include a circuit layer composed of a complementary metal oxide semiconductor CMOS device or a TFT device. These CMOS devices or TFT devices may form a driving circuit in the driving panel 10. The driving panel 10 may also include a plurality of contacts connected to the driving circuit. The plurality of contacts include a first contact 101 and a first common contact, a second common contact and a third common contact. The first contacts 101 may be respectively Correspondingly electrically connected to the second doped semiconductor layer 202 of each LED unit, the first common contact, the second common contact and the third common contact are respectively connected to the first doped semiconductor layer 201 of the plurality of LED units. Electrically connected to individually drive any one of the plurality of LED units to emit light; then the first bonding layer 100 can be formed on the driving panel 10; and then the substrate with the first LED epitaxial layer 11 formed thereon is passed through the first The bonding layer 100 is bonded to the driving panel 10 so that the first LED epitaxial layer 11 is formed on the driving panel 10 .

具体的,可以将衬底上的第一LED外延层11翻转,并可以通过将键合层融合形成第一键合层100。从而可以将第一LED外延层11键合至驱动面板10上,接着将衬底剥离掉,剥离方法包括但不限于激光剥离、干法刻蚀、湿法刻蚀、机械抛光等;对翻转后的第一LED外延层11还可以进行减薄操作,减薄操作包括干法刻蚀、湿法刻蚀或者机械抛光。Specifically, the first LED epitaxial layer 11 on the substrate can be turned over, and the first bonding layer 100 can be formed by fusing the bonding layers. Therefore, the first LED epitaxial layer 11 can be bonded to the driving panel 10, and then the substrate can be peeled off. The peeling method includes but is not limited to laser peeling, dry etching, wet etching, mechanical polishing, etc.; after flipping The first LED epitaxial layer 11 can also undergo a thinning operation, and the thinning operation includes dry etching, wet etching or mechanical polishing.

参见图8,可以根据图形化掩膜设计MESA图形,对第一LED外延层11进行刻蚀,以形成多个第一LED单元20,第一LED单元20为功能化的台阶结构,第一LED单元20包括第一掺杂型半导体层201、有源层203和第二掺杂型半导体层202。应理解,刻蚀包括干法或湿法的方式。Referring to Figure 8, the MESA pattern can be designed according to the patterned mask, and the first LED epitaxial layer 11 can be etched to form a plurality of first LED units 20. The first LED units 20 are functional step structures. The unit 20 includes a first doped semiconductor layer 201, an active layer 203 and a second doped semiconductor layer 202. It should be understood that etching includes dry or wet methods.

参见图9,先在第一LED单元20和第一键合层100上淀积第一钝化层21,然后在第一钝化层21对应第一LED单元20的第二掺杂型半导体层202的位置设置第一开口210,接着设置第一电极层22,位于驱动面板的上部,且在钝化层的外部,第一电极层22通过第一开口210将第一LED单元20的第二掺杂型半导体层202与对应的第一触点101电性连接;然后在第一钝化层21和第一电极层22的表面形成第一保护层23,刻蚀阻挡层407可以包括第一钝化层21上部的刻蚀阻挡层和第一电极层22上部的刻蚀阻挡层。Referring to FIG. 9 , a first passivation layer 21 is first deposited on the first LED unit 20 and the first bonding layer 100 , and then the first passivation layer 21 corresponds to the second doped semiconductor layer of the first LED unit 20 A first opening 210 is provided at the position 202, and then a first electrode layer 22 is provided, located on the upper part of the driving panel and outside the passivation layer. The first electrode layer 22 connects the second electrode of the first LED unit 20 through the first opening 210. The doped semiconductor layer 202 is electrically connected to the corresponding first contact 101; then the first protective layer 23 is formed on the surface of the first passivation layer 21 and the first electrode layer 22, and the etching barrier layer 407 may include the first An etching barrier layer on the passivation layer 21 and an etching barrier layer on the first electrode layer 22 .

参见图10,可以在多个第一LED单元20的上部形成第一平坦化层30,第一平坦化层30的材料如可以包括有机树脂,有机黑矩阵光刻胶、彩色滤光光刻胶、以及聚酰亚胺等;对第一平坦化层30进行光刻或者刻蚀,以形成多个第一通孔301。多个第一通孔301可以分别围绕多个第一LED单元20设置,第一LED单元20与对应的栅格孔之间形成凹陷区域。应理解,多个第一通孔与多个第一LED单元一一对应设置,以使得发出的光可以通过栅格孔出射。第一通孔301可以采用干法刻蚀形成,且第一通孔301暴露第一保护层23。由于第一保护层23覆盖LED的上部和第一电极层22的上部,因此在蚀刻栅格孔的过程中,可以防止对第一LED单元的损伤。Referring to FIG. 10 , a first planarization layer 30 may be formed on the upper part of the plurality of first LED units 20 . The material of the first planarization layer 30 may include organic resin, organic black matrix photoresist, and color filter photoresist. , and polyimide; perform photolithography or etching on the first planarization layer 30 to form a plurality of first through holes 301 . The plurality of first through holes 301 may be respectively arranged around the plurality of first LED units 20, and a recessed area is formed between the first LED units 20 and the corresponding grid holes. It should be understood that the plurality of first through holes are arranged in one-to-one correspondence with the plurality of first LED units, so that the emitted light can be emitted through the grid holes. The first through hole 301 may be formed by dry etching, and the first through hole 301 exposes the first protective layer 23 . Since the first protective layer 23 covers the upper part of the LED and the upper part of the first electrode layer 22, damage to the first LED unit can be prevented during the etching of the grid holes.

参见图11,为了提升对第一LED单元20发出的光线的反射效果,可以在第一通孔301的侧壁上形成反射层90,反射层90可以通过原子层沉积ALD,化学气相沉积CVD,蒸发,溅射等方式沉积到第一通孔301的侧壁。Referring to Figure 11, in order to improve the reflection effect of the light emitted by the first LED unit 20, a reflective layer 90 can be formed on the side wall of the first through hole 301. The reflective layer 90 can be formed by atomic layer deposition (ALD) or chemical vapor deposition (CVD). Deposited on the side wall of the first through hole 301 by evaporation, sputtering or other methods.

参见图12,在第一平坦化层上形成填平层80,可以理解的是,将第一填平单元801的部分填充在第一通孔301内,比如通过掩膜层遮挡其余区域来实现。去除掩膜层,然后利用显影液对填平层80进行显影。由于只有第一填平单元801的区域进行了光照固化,因此在显影液的作用的下,其余部分会被去除,从而可以形成多个第一填平单元801。第一填平单元801至少填充部分或者全部的第一通孔301。Referring to FIG. 12 , a filling layer 80 is formed on the first planarization layer. It can be understood that part of the first filling unit 801 is filled in the first through hole 301 , for example, by blocking the remaining area through a mask layer. . The mask layer is removed, and then the filling layer 80 is developed using a developer. Since only the area of the first filling unit 801 is cured by light, the remaining parts will be removed under the action of the developer, so that multiple first filling units 801 can be formed. The first filling unit 801 fills at least part or all of the first through hole 301 .

参见图13-17,继续在第一平坦化层30上制备第二LED单元40,具体制备方法同第一LED单元20,在此不在赘述,但需要注意是,形成第二平坦化层50后,需要在对应第一通孔301的位置形成第四通孔502,第四通孔502将第二键合层200、第二钝化层41和第二保护层43隔断并与第一通孔301,避免了反射层90与第二键合层200接触造成的短路;且在对应第二LED单元40的位置形成第二通孔501,并且在第四通孔502中填充第一填平单元801,以及在第二通孔501中填充第二填平单元802,第一LED单元20、第二LED单元40中的任一者在驱动面板10上的正投影不重合。Referring to Figures 13-17, continue to prepare the second LED unit 40 on the first planarization layer 30. The specific preparation method is the same as that of the first LED unit 20, which will not be described in detail here. However, it should be noted that after the second planarization layer 50 is formed, , it is necessary to form a fourth through hole 502 at a position corresponding to the first through hole 301. The fourth through hole 502 separates the second bonding layer 200, the second passivation layer 41 and the second protective layer 43 from the first through hole. 301, avoid the short circuit caused by the contact between the reflective layer 90 and the second bonding layer 200; and form a second through hole 501 at a position corresponding to the second LED unit 40, and fill the fourth through hole 502 with the first filling unit 801, and the second filling unit 802 is filled in the second through hole 501, and the orthographic projection of any one of the first LED unit 20 and the second LED unit 40 on the driving panel 10 does not overlap.

参见图18,继续在第二平坦化层50上制备第三LED单元60,具体制备方法同第一LED单元20,在此不在赘述,但需要注意是,形成第三平坦化层70后,需要在对应第四通孔502的位置形成第五通孔702,在对应第二通孔501的位置形成第六通孔703,且在对应第三LED单元60的位置形成第三通孔701,第五通孔702,第六通孔703均需要将第三键合层300、第三钝化层61和第三保护层63隔断,以避免反射层90的短路;并且在第五通孔702中填充第一填平单元801,在第六通孔703中填充第二填平单元802,并在第三通孔701中填充第三填平单元803,第一LED单元20、第二LED单元40、第三LED单元60中的任一者在驱动面板10上的正投影不重合。Referring to Figure 18, continue to prepare the third LED unit 60 on the second planarization layer 50. The specific preparation method is the same as that of the first LED unit 20, which will not be described in detail here. However, it should be noted that after the third planarization layer 70 is formed, it is necessary to A fifth through hole 702 is formed at a position corresponding to the fourth through hole 502, a sixth through hole 703 is formed at a position corresponding to the second through hole 501, and a third through hole 701 is formed at a position corresponding to the third LED unit 60. The fifth through hole 702 and the sixth through hole 703 both need to isolate the third bonding layer 300, the third passivation layer 61 and the third protective layer 63 to avoid short circuit of the reflective layer 90; and in the fifth through hole 702 The first filling unit 801 is filled, the second filling unit 802 is filled in the sixth through hole 703, and the third filling unit 803 is filled in the third through hole 701. The first LED unit 20 and the second LED unit 40 , the orthographic projection of any one of the third LED units 60 on the driving panel 10 does not overlap.

参见图2,最后在第三平坦化层70上设置微透镜阵列700,微透镜阵列700包括多个微透镜单元800,微透镜单元800覆盖第一凹陷区域400、第二凹陷区域500、第三凹陷区域600中的至少一者,得到MicroLED微显示芯片。Referring to FIG. 2 , a microlens array 700 is finally provided on the third planarization layer 70 . The microlens array 700 includes a plurality of microlens units 800 . The microlens units 800 cover the first recessed area 400 , the second recessed area 500 , and the third recessed area 500 . At least one of the recessed areas 600 obtains a MicroLED microdisplay chip.

需要说明的是,本申请实施例对上文中的制造MicroLED微显示芯片的方法的步骤顺序不作具体限定。It should be noted that the embodiments of the present application do not specifically limit the sequence of steps in the above method of manufacturing a MicroLED microdisplay chip.

本申请中关于制作方法的实施例中仅对制作流程或步骤进行说明,未说明的器件结构、形状以及材料等可以参照上述关于MicroLED微显示芯片的实施例,在此不再赘述。The embodiments of the manufacturing method in this application only describe the manufacturing process or steps. Unexplained device structures, shapes, materials, etc. can refer to the above-mentioned embodiments of MicroLED microdisplay chips and will not be described again here.

所得的MicroLED微显示芯片可以用于制备显示装置,显示装置例如可以是包括MicroLED微显示芯片的部件或器件,比如可以是包括封装层的MicroLED微显示芯片器件。所得的MicroLED微显示芯片可以进一步用于电子设备,包括但不限于:显示设备如增强现实AR显示设备、虚拟现实VR显示设备、近眼显示NED以及抬头显示HUD设备等。The obtained MicroLED microdisplay chip can be used to prepare a display device. The display device can be, for example, a component or device including a MicroLED microdisplay chip, such as a MicroLED microdisplay chip device including an encapsulation layer. The resulting MicroLED microdisplay chip can be further used in electronic devices, including but not limited to: display devices such as augmented reality AR display devices, virtual reality VR display devices, near-eye display NED and head-up display HUD devices, etc.

在上述实施例中,对各个实施例的描述都各有侧重,某个实施例中没有详述的部分,可以参见其他实施例的相关描述。In the above embodiments, each embodiment is described with its own emphasis. For parts that are not described in detail in a certain embodiment, please refer to the relevant descriptions of other embodiments.

以上对本发明进行了详细介绍,本发明中应用了具体个例对本发明的原理及实施方式进行了阐述,以上实施例的说明只是用于帮助理解本发明的技术方案及其核心思想;本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本发明各实施例的技术方案的范围。The present invention has been introduced in detail above. Specific examples are used in the present invention to illustrate the principles and implementation modes of the present invention. The description of the above embodiments is only used to help understand the technical solution of the present invention and its core idea; in this field, Those of ordinary skill should understand that they can still modify the technical solutions recorded in the foregoing embodiments, or make equivalent substitutions for some of the technical features; and these modifications or substitutions do not deviate from the essence of the corresponding technical solutions of the present invention. The scope of the technical solution of the embodiment.

Claims (21)

  1. Micro LED micro display chip, its characterized in that includes:
    a drive panel including a plurality of first contacts;
    at least two light emitting layers including a first light emitting layer and a second light emitting layer;
    the first light-emitting layer is arranged on the driving panel; the first light-emitting layer comprises a plurality of first LED units, the first LED units are arranged on the driving panel, and the first LED units are used for emitting first color light;
    the second light-emitting layer is arranged above the first light-emitting layer, and comprises a plurality of second LED units which are arranged in an array manner and used for emitting second color light;
    the at least two light-emitting layers further comprise a third light-emitting layer arranged above the second light-emitting layer; the third light-emitting layer comprises a plurality of third LED units which are arranged in an array manner, and the third LED units are used for emitting third color light;
    wherein the front projection of the third LED unit in one full-color pixel unit and any one of the first LED unit and the second LED unit on the driving panel is not overlapped; the second doped semiconductor layer of the third LED unit, the second doped semiconductor layer of at least one adjacent first LED unit and the second doped semiconductor layer of at least one adjacent second LED unit in one full-color pixel unit all share one first contact and are electrically connected with the first contact; the first LED unit, the second LED unit, and the third LED unit can be individually driven by the driving panel by time sharing, respectively.
  2. 2. The micro LED micro display chip of claim 1, wherein at least one of the first LED unit, at least one of the second LED unit, and at least one of the third LED unit form one full color pixel unit of the micro LED micro display chip.
  3. 3. The micro led micro display chip of claim 2, further comprising:
    a first planarization layer located between the first light-emitting layer and the second light-emitting layer; the first planarization layer transmits the first color light;
    a second planarization layer located between the second light-emitting layer and the third light-emitting layer; the second planarization layer transmits the first color light and the second color light; a plurality of third LED units are arranged on the second planarization layer;
    a third planarization layer disposed on the third light-emitting layer; the third planarization layer transmits the first color light, the second color light, and the third color light.
  4. 4. The micro led micro display chip as set forth in claim 3, further comprising:
    a first bonding layer between the driving panel and the first LED unit; the driving panel further comprises a first common contact, and the first doping type semiconductor layer of the first LED unit is connected with the corresponding first common contact;
    A second bonding layer located between the first planarization layer and the second LED unit; the driving panel further comprises a second common contact, and the first doping type semiconductor layer of the second LED unit is connected with the corresponding second common contact;
    a third bonding layer located between the second planarization layer and the third LED unit; the driving panel further includes a third common contact, and the first doping type semiconductor layer of the third LED unit is connected with the corresponding third common contact.
  5. 5. The micro led micro-display chip of claim 4, wherein,
    the second bonding layer is provided with a first opening at a position corresponding to the first LED unit;
    the third bonding layer is provided with a second open hole at a position corresponding to the first LED unit; the third bonding layer is provided with a third opening at a position corresponding to the second LED unit.
  6. 6. The micro led micro-display chip of claim 5, wherein,
    the first planarization layer is provided with a plurality of first through holes, the plurality of first through holes are respectively arranged around the first LED units, and the first color light is emitted through the first through holes;
    the second planarization layer is provided with a plurality of second through holes, the second through holes are respectively arranged around the second LED units, and the second color light is emitted through the second through holes;
    The third planarization layer is provided with a plurality of third through holes, the third through holes are respectively arranged around the third LED units, and the third color light is emitted through the third through holes;
    the second planarization layer is further provided with a plurality of fourth through holes, and the fourth through holes are arranged relative to the first through holes; the third planarization layer is further provided with a plurality of fifth through holes, and the fifth through holes are arranged relative to the fourth through holes; the first through hole, the fourth through hole and the fifth through hole are sequentially communicated, and a first concave area is formed between the first through hole, the fourth through hole and the fifth through hole and the first LED unit;
    the third planarization layer further has a plurality of sixth through holes, the sixth through holes being disposed opposite to the second through holes; the sixth through hole is communicated with the second through hole, and a second concave area is formed between the sixth through hole and the second LED unit;
    and a third concave region is formed between the third through hole and the third LED unit.
  7. 7. The micro led micro-display chip of claim 6, further comprising:
    the filling layer comprises a first filling unit, a second filling unit and a third filling unit; the first filling unit fills the first concave region, the second filling unit fills the second concave region, and the third filling unit fills the third concave region.
  8. 8. The micro led micro-display chip of claim 6, further comprising:
    the reflecting layer is arranged on the side wall of any one of the first concave area, the second concave area and the third concave area; or alternatively
    The reflecting layer is arranged on the side wall of at least one of the first through hole, the second through hole, the third through hole, the fourth through hole, the fifth through hole and the sixth through hole.
  9. 9. The micro led micro display chip of claim 1, further comprising:
    the micro lens array comprises a plurality of micro lens units, and the micro lens units are arranged above at least one of the first LED units and the second LED units.
  10. 10. The micro led micro display chip as set forth in claim 3, wherein the first light emitting layer further includes a first passivation layer and a first electrode layer; the first passivation layer covers the first LED unit, and has a first opening exposing the second doping type semiconductor layer of the first LED unit; the first electrode layer electrically connects the second doped semiconductor layer of the corresponding first LED unit with the corresponding first contact through the first opening;
    The second light emitting layer further includes a second passivation layer covering the second LED unit, the second passivation layer having a second opening exposing the second doped semiconductor layer of the second LED unit; the second electrode layer electrically connects the second doped semiconductor layer of the corresponding second LED unit with the corresponding first contact through the second opening;
    the third light emitting layer further includes a third passivation layer covering the third LED unit, the third passivation layer having a third opening exposing the second doped semiconductor layer of the third LED unit; the third electrode layer electrically connects the second doped semiconductor layer of the third LED unit with the corresponding first contact through the three openings.
  11. 11. The micro led micro display chip as set forth in claim 10, wherein the first light emitting layer further includes a first protective layer covering the first passivation layer and the first electrode layer;
    the second light emitting layer further includes a second protective layer covering the second passivation layer and the second electrode layer;
    The third light emitting layer further includes a third protective layer covering the third passivation layer and the third electrode layer.
  12. 12. The micro led micro-display chip of claim 10, further comprising:
    the conductive columns are arranged on the corresponding first contacts and connected with the corresponding first contacts;
    the conductive posts are connected with the corresponding first electrode layer, the corresponding second electrode layer and the corresponding third electrode layer.
  13. 13. The preparation method of the micro LED micro display chip is characterized by comprising the following steps:
    providing a drive panel comprising a plurality of first contacts;
    forming a first light emitting layer on the driving panel, wherein the first light emitting layer comprises a plurality of first LED units, the first LED units are arranged on the driving panel and used for emitting first color light;
    forming a second light emitting layer above the first light emitting layer, the second light emitting layer comprising a plurality of second LED units arranged in an array, the second LED units being for emitting a second color light;
    forming a third light emitting layer above the second light emitting layer, the third light emitting layer comprising a plurality of third LED units arranged in an array, the third LED units being for emitting a third color light;
    Wherein the front projection of the third LED unit in one full-color pixel unit and any one of the first LED unit and the second LED unit on the driving panel is not overlapped; the second doped semiconductor layer of the third LED unit, the second doped semiconductor layer of at least one adjacent first LED unit and the second doped semiconductor layer of at least one adjacent second LED unit in one full-color pixel unit all share one first contact and are electrically connected with the first contact; the first LED unit, the second LED unit, and the third LED unit can be individually driven by the driving panel by time sharing, respectively.
  14. 14. The method for manufacturing a micro LED micro display chip according to claim 13, wherein,
    forming a first planarization layer on the first light emitting layer before forming a second light emitting layer over the first light emitting layer, the first planarization layer transmitting the first color light;
    forming a second planarization layer on the second light-emitting layer before forming a third light-emitting layer over the second light-emitting layer, the second planarization layer transmitting both the first color light and the second color light;
    After forming a third light emitting layer over the second light emitting layer, a third planarization layer is formed over the third light emitting layer, the third planarization layer transmitting the first color light, the second color light, and the third color light.
  15. 15. The method for manufacturing a micro led micro display chip according to claim 14, further comprising:
    bonding the driving panel and the first LED unit through a first bonding layer; the driving panel further comprises a first common contact, and the first doping type semiconductor layer of the first LED unit is connected with the corresponding first common contact;
    bonding the first planarization layer and the second LED unit through a second bonding layer; the driving panel further comprises a second common contact, and the first doping type semiconductor layer of the second LED unit is connected with the corresponding second common contact;
    bonding the second planarization layer and the third LED unit through a third bonding layer; the driving panel further includes a third common contact, and the first doping type semiconductor layer of the third LED unit is connected with the corresponding third common contact.
  16. 16. The method for manufacturing a micro led micro display chip according to claim 15, further comprising: forming a first opening exposing the first LED unit at a position of the second bonding layer corresponding to the first LED unit;
    And forming a second opening exposing the first LED unit at a position of the third bonding layer corresponding to the first LED unit and forming a third opening exposing the second LED unit at a position of the third bonding layer corresponding to the second LED unit.
  17. 17. The method for manufacturing a micro LED micro display chip according to claim 16, wherein,
    forming a plurality of first through holes on the first planarization layer, wherein the plurality of first through holes are respectively arranged around the first LED units, and the first color light exits through the first through holes;
    forming a plurality of second through holes and a plurality of fourth through holes on the second planarization layer, wherein the second through holes are respectively arranged around the second LED units, the second color light is emitted through the second through holes, and the fourth through holes are arranged relative to the first through holes;
    forming a plurality of third through holes through which the third color light exits, a plurality of fifth through holes disposed with respect to the fourth through holes, and a plurality of sixth through holes disposed with respect to the second through holes, on the third planarization layer, the plurality of third through holes being disposed around the third LED unit, respectively;
    The first through hole, the fourth through hole and the fifth through hole are sequentially communicated, and a first concave area is formed between the first through hole, the fourth through hole and the fifth through hole and the first LED unit;
    the sixth through hole is communicated with the second through hole, and a second concave area is formed between the sixth through hole and the second LED unit;
    a third concave region is formed between the third through hole and the third LED unit;
    the method further comprises the steps of: forming a filling layer; the filling layer comprises a first filling unit, a second filling unit and a third filling unit; the first filling unit fills the first concave region, the second filling unit fills the second concave region, and the third filling unit fills the third concave region.
  18. 18. The method of claim 17, further comprising, prior to forming the fill layer:
    forming a reflective layer on the side wall of any one of the first concave region, the second concave region and the third concave region; or alternatively
    And forming a reflecting layer on the side wall of at least one of the first through hole, the second through hole, the third through hole, the fourth through hole, the fifth through hole and the sixth through hole.
  19. 19. The method of claim 17, further comprising, after forming the fill layer:
    and forming a micro lens array, wherein the micro lens array comprises a plurality of micro lens units, and the micro lens units are arranged above at least one of the first LED units, the second LED units and the third LED units.
  20. 20. The method for manufacturing a micro LED micro display chip according to claim 16, wherein,
    the step of forming a first light emitting layer on the driving panel further includes: forming a plurality of first LED units, a first passivation layer and a first electrode layer, wherein the first passivation layer covers the first LED units and the first bonding layer, the first passivation layer is provided with a first opening exposing the second doped semiconductor layer of the first LED units, and the first electrode layer electrically connects the second doped semiconductor layer of the first LED units with the corresponding first contacts through the first opening;
    the step of forming a second light emitting layer on the first planarization layer further includes: forming a plurality of second LED units, a second passivation layer and a second electrode layer, wherein the second passivation layer covers the second LED units and the second bonding layer, the second passivation layer is provided with a second opening exposing a second doping type semiconductor layer of the second LED units, and the second electrode layer electrically connects the second doping type semiconductor layer of the second LED units with the corresponding first contacts through the second opening;
    The step of forming a third light emitting layer on the second planarization layer further includes: and forming a plurality of third LED units, a third passivation layer and a third electrode layer, wherein the third passivation layer covers the third LED units and the third bonding layer, the third passivation layer is provided with a third opening exposing the second doped semiconductor layer of the third LED units, and the third electrode layer electrically connects the second doped semiconductor layer of the third LED units with the corresponding first contact through the third opening.
  21. 21. The method of claim 20, wherein the step of forming a plurality of the first LED units comprises:
    providing a first substrate, wherein a first LED epitaxial layer is arranged on the first substrate, and comprises a first doped semiconductor layer, an active layer and a second doped semiconductor layer which are stacked;
    bonding and connecting the driving panel and the first LED epitaxial layer through a first bonding layer;
    removing the first substrate and exposing the second doping type semiconductor layer of the first LED epitaxial layer;
    etching the first LED epitaxial layer to form a plurality of first LED units;
    A step of forming a plurality of the second LED units, comprising:
    providing a second substrate, wherein a second LED epitaxial layer is arranged on the second substrate, and comprises a first doped semiconductor layer, an active layer and a second doped semiconductor layer which are stacked;
    bonding and connecting the first planarization layer and the second LED epitaxial layer through the second bonding layer;
    removing the second substrate and exposing the second doping type semiconductor layer of the second LED epitaxial layer;
    etching the second LED epitaxial layer to form a plurality of second LED units;
    a step of forming a plurality of the third LED units, comprising:
    providing a third substrate, wherein a third LED epitaxial layer is arranged on the third substrate, and comprises a first doped semiconductor layer, an active layer and a second doped semiconductor layer which are stacked;
    bonding and connecting the second planarization layer and the third LED epitaxial layer through the third bonding layer;
    removing the third substrate and exposing the second doping type semiconductor layer of the third LED epitaxial layer;
    and etching the third LED epitaxial layer to form a plurality of third LED units.
CN202311643755.9A 2023-12-04 2023-12-04 Micro LED micro display chip and preparation method Active CN117352625B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN202311643755.9A CN117352625B (en) 2023-12-04 2023-12-04 Micro LED micro display chip and preparation method
PCT/CN2024/130740 WO2025118912A1 (en) 2023-12-04 2024-11-08 Microled micro-display chip and prepartion method therefor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311643755.9A CN117352625B (en) 2023-12-04 2023-12-04 Micro LED micro display chip and preparation method

Publications (2)

Publication Number Publication Date
CN117352625A CN117352625A (en) 2024-01-05
CN117352625B true CN117352625B (en) 2024-02-20

Family

ID=89371431

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311643755.9A Active CN117352625B (en) 2023-12-04 2023-12-04 Micro LED micro display chip and preparation method

Country Status (2)

Country Link
CN (1) CN117352625B (en)
WO (1) WO2025118912A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117352625B (en) * 2023-12-04 2024-02-20 镭昱光电科技(苏州)有限公司 Micro LED micro display chip and preparation method
CN120112038A (en) * 2025-05-08 2025-06-06 镭昱光电科技(苏州)有限公司 Micro-LED display chip and preparation method thereof
CN120129389B (en) * 2025-05-14 2025-07-18 微玖(苏州)光电科技有限公司 A method for improving the optoelectronic performance of AlGaInP red light Micro LED chips

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111213248A (en) * 2017-12-14 2020-05-29 首尔伟傲世有限公司 Light emitting stack structure and display device having the same
CN114334923A (en) * 2021-12-23 2022-04-12 厦门士兰明镓化合物半导体有限公司 Display screen, Micro-LED display substrate and preparation method thereof
CN114665047A (en) * 2022-05-20 2022-06-24 镭昱光电科技(苏州)有限公司 Display device and preparation method thereof
CN114759130A (en) * 2022-06-15 2022-07-15 镭昱光电科技(苏州)有限公司 Micro-LED display chip and preparation method thereof
CN115064528A (en) * 2022-04-29 2022-09-16 诺视科技(苏州)有限公司 Pixel unit for semiconductor device, method of making same, and microdisplay
CN115954371A (en) * 2023-02-21 2023-04-11 镭昱光电科技(苏州)有限公司 Micro-display device and preparation method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117352625B (en) * 2023-12-04 2024-02-20 镭昱光电科技(苏州)有限公司 Micro LED micro display chip and preparation method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111213248A (en) * 2017-12-14 2020-05-29 首尔伟傲世有限公司 Light emitting stack structure and display device having the same
CN114334923A (en) * 2021-12-23 2022-04-12 厦门士兰明镓化合物半导体有限公司 Display screen, Micro-LED display substrate and preparation method thereof
CN115064528A (en) * 2022-04-29 2022-09-16 诺视科技(苏州)有限公司 Pixel unit for semiconductor device, method of making same, and microdisplay
CN114665047A (en) * 2022-05-20 2022-06-24 镭昱光电科技(苏州)有限公司 Display device and preparation method thereof
CN114759130A (en) * 2022-06-15 2022-07-15 镭昱光电科技(苏州)有限公司 Micro-LED display chip and preparation method thereof
CN115954371A (en) * 2023-02-21 2023-04-11 镭昱光电科技(苏州)有限公司 Micro-display device and preparation method thereof

Also Published As

Publication number Publication date
WO2025118912A1 (en) 2025-06-12
CN117352625A (en) 2024-01-05

Similar Documents

Publication Publication Date Title
CN111525006B (en) Light emitting stack and display device having the same
US10862010B2 (en) Integrated colour LED micro-display
CN117352625B (en) Micro LED micro display chip and preparation method
CN115483327B (en) Micro LED Micro display chip and manufacturing method thereof
JP2021509183A (en) Display device having a light emitting laminated structure
CN110770921A (en) Light emitting stack structure and display device having the same
JP7542544B2 (en) Light emitting element for display and display device having the same
CN115458666B (en) Micro LED micro display chip and manufacturing method thereof
CN115472730B (en) Micro LED Micro display chip and manufacturing method thereof
CN114566582A (en) Display device and method of manufacturing the same
US11482566B2 (en) Light emitting device for display and display apparatus having the same
US20230105156A1 (en) Display panel, display apparatus, and preparation method for display panel
US20250056952A1 (en) Light emitting device for display and display apparatus having the same
CN117594584A (en) Microdisplay chip structure and preparation method thereof
CN215815879U (en) LED chip structure, display module and electronic equipment
CN110504281A (en) Display array manufacturing method
CN118156390A (en) Micro display device and method of manufacturing the same
CN114823762A (en) Light emitting diode chip, display device and preparation method
CN118676287B (en) Micro-LED display chip, display device and manufacturing method
US20250204122A1 (en) Display panel
WO2024011811A1 (en) Pixel unit and manufacturing method therefor, micro display screen, and pixel-level discrete device
CN119521913A (en) Micro light emitting diode display chip and preparation method, display device
CN120226479A (en) Display substrate, manufacturing method thereof and display device
CN119108465A (en) Display panel manufacturing method and display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant