CN115295428A - Method for carrying out chip mounting by utilizing scrapped substrate and light-emitting plate - Google Patents
Method for carrying out chip mounting by utilizing scrapped substrate and light-emitting plate Download PDFInfo
- Publication number
- CN115295428A CN115295428A CN202210781800.6A CN202210781800A CN115295428A CN 115295428 A CN115295428 A CN 115295428A CN 202210781800 A CN202210781800 A CN 202210781800A CN 115295428 A CN115295428 A CN 115295428A
- Authority
- CN
- China
- Prior art keywords
- substrate
- chip
- soldering
- mounting method
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 99
- 238000000034 method Methods 0.000 title claims abstract description 75
- 238000005476 soldering Methods 0.000 claims abstract description 123
- 229910000679 solder Inorganic materials 0.000 claims abstract description 58
- 230000004907 flux Effects 0.000 claims abstract description 39
- 238000003466 welding Methods 0.000 claims description 64
- 239000011248 coating agent Substances 0.000 claims description 17
- 238000000576 coating method Methods 0.000 claims description 17
- RSWGJHLUYNHPMX-UHFFFAOYSA-N Abietic-Saeure Natural products C12CCC(C(C)C)=CC2=CCC2C1(C)CCCC2(C)C(O)=O RSWGJHLUYNHPMX-UHFFFAOYSA-N 0.000 claims description 10
- KHPCPRHQVVSZAH-HUOMCSJISA-N Rosin Natural products O(C/C=C/c1ccccc1)[C@H]1[C@H](O)[C@@H](O)[C@@H](O)[C@@H](CO)O1 KHPCPRHQVVSZAH-HUOMCSJISA-N 0.000 claims description 10
- 239000003960 organic solvent Substances 0.000 claims description 10
- KHPCPRHQVVSZAH-UHFFFAOYSA-N trans-cinnamyl beta-D-glucopyranoside Natural products OC1C(O)C(O)C(CO)OC1OCC=CC1=CC=CC=C1 KHPCPRHQVVSZAH-UHFFFAOYSA-N 0.000 claims description 10
- 238000002844 melting Methods 0.000 claims description 8
- 230000008018 melting Effects 0.000 claims description 8
- 239000000565 sealant Substances 0.000 claims description 8
- 238000007689 inspection Methods 0.000 claims description 5
- 230000009286 beneficial effect Effects 0.000 abstract description 4
- 238000004806 packaging method and process Methods 0.000 abstract description 2
- 230000008569 process Effects 0.000 description 15
- 230000000694 effects Effects 0.000 description 12
- 238000001514 detection method Methods 0.000 description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 5
- 238000004140 cleaning Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 239000012459 cleaning agent Substances 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000007613 environmental effect Effects 0.000 description 3
- 229920006335 epoxy glue Polymers 0.000 description 3
- 238000001125 extrusion Methods 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 239000000155 melt Substances 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 1
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000005282 brightening Methods 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229920003192 poly(bis maleimide) Polymers 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 239000000741 silica gel Substances 0.000 description 1
- 229910002027 silica gel Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
- B23K3/06—Solder feeding devices; Solder melting pans
- B23K3/0607—Solder feeding devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
- B23K3/08—Auxiliary devices therefor
- B23K3/082—Flux dispensers; Apparatus for applying flux
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/8303—Reshaping the layer connector in the bonding apparatus, e.g. flattening the layer connector
- H01L2224/83035—Reshaping the layer connector in the bonding apparatus, e.g. flattening the layer connector by heating means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83815—Reflow soldering
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
本发明涉及芯片封装技术领域,具体涉及一种利用报废基板进行芯片贴装方法及发光板。芯片贴装方法包括以下步骤:提供报废基板以及芯片,基板焊接区存在锡膏;对基板进行第一次回流焊熔解焊接区的锡膏;对经第一次回流焊后的基板的焊接区进行点涂助焊剂;将芯片固晶至经点涂助焊剂后的焊接区。本发明的芯片贴装方法解决了因焊接区印刷有锡膏而不能二次印刷的基板不能进行芯片的贴装的技术问题。本发明的发光板具有与芯片贴装方法相同的有益效果,在此不再赘述。
The invention relates to the technical field of chip packaging, in particular to a chip mounting method and a light-emitting board using a scrap substrate. The chip mounting method includes the following steps: providing a scrapped substrate and a chip, and solder paste exists in the soldering area of the substrate; performing first reflow soldering on the substrate to melt the solder paste in the soldering area; Flux is dispensed; the chip is bonded to the soldered area after the flux is dispensed. The chip mounting method of the present invention solves the technical problem that the chip cannot be mounted on the substrate which cannot be printed twice because the solder paste is printed on the soldering area. The light-emitting panel of the present invention has the same beneficial effects as the chip mounting method, which will not be repeated here.
Description
【技术领域】【Technical field】
本发明涉及芯片封装技术领域,具体涉及一种利用报废基板进行芯片贴装方法及发光板。The invention relates to the technical field of chip packaging, in particular to a chip mounting method using scrap substrates and a light-emitting panel.
【背景技术】【Background technique】
在对芯片进行封装的时候,当在进行印刷锡膏制程或是回流焊制程没控制好,就会导致基板的焊接区上的锡膏发生不良状况,进而会使得基板报废无法继续进行芯片的贴装的技术问题。When the chip is packaged, if the printing solder paste process or the reflow soldering process is not well controlled, it will lead to bad conditions of the solder paste on the soldering area of the substrate, which will cause the substrate to be scrapped and cannot continue to attach the chip installed technical problems.
【发明内容】【Content of invention】
为解决现有技术中的问题,本发明提供了一种利用报废基板进行芯片贴装方法及发光板。In order to solve the problems in the prior art, the present invention provides a chip mounting method and a light-emitting panel using scrap substrates.
为了解决上述技术问题,本发明提供的技术方案是提供一种利用报废基板进行芯片贴装方法,所述芯片贴装方法包括以下步骤:In order to solve the above technical problems, the technical solution provided by the present invention is to provide a chip mounting method using scrap substrates. The chip mounting method includes the following steps:
提供报废基板以及芯片,所述基板焊接区存在锡膏;Provide scrap substrates and chips, where there is solder paste in the soldering area of the substrate;
对所述基板进行第一次回流焊熔解焊接区的锡膏;Carrying out the first reflow soldering to the substrate to melt the solder paste in the soldering area;
对经第一次回流焊后的基板的焊接区进行点涂助焊剂;Spot-coat flux on the welding area of the substrate after the first reflow soldering;
将芯片固晶至经点涂助焊剂后的焊接区。Die-bonding the chip to the soldering area where the flux has been applied.
优选地,将芯片固晶至经点涂助焊剂后的焊接区之后,还包括步骤:对所述基板进行第二次回流焊,以将所述芯片焊接于所述焊接区。Preferably, after the chip is crystal-bonded to the soldering area where the flux has been applied, the method further includes a step of performing a second reflow soldering on the substrate, so as to solder the chip to the soldering area.
优选地,所述芯片与所述焊接区接触的一面设有镀锡层,且所述镀锡层的厚度为6~18μm。Preferably, the surface of the chip in contact with the welding area is provided with a tin-plated layer, and the thickness of the tin-plated layer is 6-18 μm.
优选地,所述助焊剂包括松香、增粘剂、增亮剂、有机溶剂中的一种或多种,所述助焊剂中,以质量百分比计,所述松香的含量为55%~85%、所述增粘剂的含量为1%~6%、所述增亮剂的含量为8%~17%,所述有机溶剂的含量为8%~17%。Preferably, the flux includes one or more of rosin, tackifier, brightener, and organic solvent, and in the flux, the content of the rosin is 55% to 85% by mass percentage . The content of the tackifier is 1%-6%, the content of the brightener is 8%-17%, and the content of the organic solvent is 8%-17%.
优选地,对所述基板进行第二次回流焊之前,还包括步骤:对固晶完芯片的基板进行光学检测。Preferably, before performing the second reflow soldering on the substrate, the method further includes a step of optically inspecting the substrate on which the chips have been bonded.
优选地,对所述基板进行第一次回流焊之前,还包括步骤:将熔点为130~180℃的锡膏点涂至所述焊接区上。Preferably, before performing the first reflow soldering on the substrate, a step is further included: spot-coating solder paste with a melting point of 130-180° C. on the soldering area.
优选地,对所述基板进行第二次回流焊之前,将熔点为130~180℃的锡膏点涂至点涂有助焊剂的焊接区上。Preferably, before performing the second reflow soldering on the substrate, solder paste with a melting point of 130-180° C. is spot-coated on the soldering area where the flux is spot-coated.
优选地,对经第一次回流焊后的基板的焊接区进行点涂助焊剂之后,还包括步骤;对点涂有助焊剂的锡膏进行SPI检测。Preferably, after spot-coating flux on the soldering area of the substrate after the first reflow soldering, the method further includes a step of performing SPI detection on the solder paste coated with flux.
优选地,对所述基板进行第二次回流焊之后,还包括步骤:对所述芯片的表面进行点涂封胶层。Preferably, after performing the second reflow soldering on the substrate, a step is further included: applying a sealant layer on the surface of the chip.
本发明解决上述技术问题的又一技术方案是提供一种发光板,所述发光板由上述的贴装方法制成。Another technical solution of the present invention to solve the above-mentioned technical problems is to provide a light-emitting board, which is made by the above-mentioned mounting method.
与现有技术相比,本发明提供的一种利用报废基板进行贴装方法具有以下优点:Compared with the prior art, a mounting method using scrap substrates provided by the present invention has the following advantages:
1、本发明的实施例提供的贴装方法,通过对基板进行第一回流焊能够将焊接区的锡膏熔化掉,然后再对焊接区进行点涂助焊剂能够使得芯片后续能够更好地焊接在焊接区上,最后再通过固晶技术将芯片固晶在焊接区上,从而完成了芯片的贴装过程。由此可见,本发明的第一实施例提供的贴装方法解决了因焊接区印刷有锡膏而报废的基板不能进行芯片的贴装的技术问题,也即是采用本发明的贴装方法能够使得该基板仍然可以实现对芯片的贴装的功能,能够节省成本且能够提高产品的良率。1. In the mounting method provided by the embodiment of the present invention, the solder paste in the welding area can be melted by performing the first reflow soldering on the substrate, and then spot-coating flux on the welding area can make the subsequent chip soldering better On the welding area, the chip is finally solidified on the welding area through the crystal bonding technology, thereby completing the chip mounting process. It can be seen that the mounting method provided by the first embodiment of the present invention solves the technical problem that the chip cannot be mounted on the scrapped substrate due to solder paste printed on the soldering area, that is, the mounting method of the present invention can Therefore, the substrate can still realize the function of mounting chips, which can save costs and improve the yield rate of products.
2、本发明的实施例提供的贴装方法,通过对基板进行第二次回流焊的设计,利用锡膏将芯片连接到焊接区上之后,透过控制加热的温度来熔化锡膏以达到永久接合,也即是将芯片焊接在焊接区上。2. The placement method provided by the embodiment of the present invention, through the design of the second reflow soldering on the substrate, after using the solder paste to connect the chip to the welding area, the solder paste is melted by controlling the heating temperature to achieve permanent Bonding, that is, soldering the chip on the pad.
3、本发明的实施例提供的贴装方法,通过设置在芯片与焊接区设置镀锡层的设计,一是能够将芯片更好地焊接在焊接区上,也即是能够减小芯片出现虚焊的可能性,从而进一步地提高了产品的良率。二是当芯片的镀锡层与焊接区贴合之后,芯片的镀锡层与焊接区之间有一定的挤压,从而在第二次回流焊之后,使得芯片和焊接区之间能够更加牢固。三是芯片在和焊接区焊接的时候,两者之间会发生相对的角度偏移,在芯片被点亮之后,发生角度偏移的芯片会发光不均从而影响整体的发光效果,因此,还能防止芯片出现倾斜的可能性,也即是可将芯片按照预设的姿态排列相对焊接到焊接区中,从而保证在第二次回流焊之后,焊接到基板上的芯片能够按照预设的状态统一排列。3. The placement method provided by the embodiment of the present invention, through the design of setting the tin-plated layer on the chip and the welding area, firstly, the chip can be better welded on the welding area, that is, the chip can be reduced. The possibility of welding, thus further improving the yield of the product. The second is that when the tin-plated layer of the chip is bonded to the soldering area, there is a certain amount of extrusion between the tin-plated layer of the chip and the soldering area, so that after the second reflow soldering, the chip and the soldering area can be more firmly bonded. . The third is that when the chip is soldered to the welding area, there will be a relative angle offset between the two. After the chip is lit, the chip with the angle offset will emit uneven light and affect the overall luminous effect. It can prevent the possibility of chip tilting, that is, the chips can be arranged and soldered to the welding area according to the preset posture, so as to ensure that after the second reflow soldering, the chips soldered to the substrate can follow the preset state Uniform arrangement.
4、本发明的实施例提供的贴装方法,通过此设计,这种助焊剂在焊接过程中能够表现出良好的锡速、良好的焊接效果及清洗效果,焊接工作后,基板的表面存在较多松香残留物,可用适当的清洗剂清洗,保证了清洗表面具有良好的绝缘阻抗,而增粘剂能够大大提高焊接区的粘度,而增亮剂可以显著提高焊接区的镀层的光亮度及结合力,可以大大提高焊接区的稳定性,而有机溶剂在焊接工作完成后,可以用水清洗,既降低了客户的生产成本,又符合环保要求。因此,通过对焊接区点涂上述助焊剂14的设计,一是能够对焊接区进行表面清洁,方便后续对芯片进行贴装,二是可以起到润湿焊接区的效果,三是能够加快焊接的效率,能够进一步地提高整体的工艺流程的效率。4. The placement method provided by the embodiment of the present invention, through this design, this flux can show good tin speed, good welding effect and cleaning effect in the welding process, and after welding, the surface of the substrate is relatively weak. More rosin residues can be cleaned with an appropriate cleaning agent to ensure good insulation resistance on the cleaned surface, and the tackifier can greatly increase the viscosity of the welding area, and the brightener can significantly improve the brightness and bonding of the coating in the welding area The strength can greatly improve the stability of the welding area, and the organic solvent can be cleaned with water after the welding work is completed, which not only reduces the production cost of the customer, but also meets the requirements of environmental protection. Therefore, by applying the above-mentioned
5、本发明的实施例提供的贴装方法,通过在对基板进行第二次回流焊之前对基板进行AOI检测的设计,能够确保是否有漏贴芯片,进而进一步地提高了产品的良率。5. The placement method provided by the embodiment of the present invention can ensure whether there are missing chips through the design of AOI detection on the substrate before the second reflow soldering of the substrate, thereby further improving the yield of the product.
6、本发明的实施例提供的贴装方法,通过对点涂有助焊剂的锡膏进行SPI检测的设计,能够检测锡膏印刷的印刷面积、高度、形状、XY偏移、桥接以及体积的一致性,从而控制锡膏印刷的品质进而提高芯片后续焊接时的精度。6. The placement method provided by the embodiments of the present invention can detect the printing area, height, shape, XY offset, bridging and volume of the solder paste printing by designing the SPI detection of the solder paste coated with flux. Consistency, so as to control the quality of solder paste printing and improve the accuracy of subsequent chip soldering.
7、本发明的实施例提供的贴装方法,通过芯片的表面进行点涂封胶层的设计,一是能够实现对芯片的保护的作用,二是可以实现芯片不同发光调节的功能。7. The mounting method provided by the embodiment of the present invention, through the design of spot-coating sealant layer on the surface of the chip, can realize the function of protecting the chip, and can realize the function of different light emission adjustment of the chip.
8、本发明的实施例提供的发光板,具有与本发明的贴装方法相同的有益效果,在此不再赘述。8. The luminescent panel provided by the embodiment of the present invention has the same beneficial effects as the mounting method of the present invention, which will not be repeated here.
【附图说明】【Description of drawings】
图1是本发明的第一实施例提供的利用报废基板进行贴装方法流程示意图;Fig. 1 is a schematic flow chart of a mounting method using scrap substrates provided by the first embodiment of the present invention;
图2是本发明的第一实施例提供的报废基板的结构示意图一;FIG. 2 is a first structural schematic diagram of a scrap substrate provided by the first embodiment of the present invention;
图3是本发明的第一实施例提供的报废基板的结构示意图二;Fig. 3 is a second structural schematic diagram of the scrap substrate provided by the first embodiment of the present invention;
图4是本发明的第一实施例提供的报废基板经第一次回流焊后的结构示意图;Fig. 4 is a schematic structural view of the scrap substrate provided by the first embodiment of the present invention after the first reflow soldering;
图5是本发明的第一实施例提供的报废基板经点涂助焊剂后的结构示意图;Fig. 5 is a schematic structural view of the discarded substrate provided by the first embodiment of the present invention after being spot-coated with flux;
图6是本发明的第一实施例提供的报废基板固晶完芯片的结构示意图;Fig. 6 is a schematic structural view of a scrap substrate provided by the first embodiment of the present invention after die bonding;
图7是本发明的第二实施例提供的发光板的结构示意图。Fig. 7 is a schematic structural diagram of a light-emitting panel provided by the second embodiment of the present invention.
附图标识说明:Explanation of the accompanying drawings:
1、贴装方法;2、发光板;1. Mounting method; 2. Light-emitting board;
11、基板;12、焊接区;13、锡膏;14、助焊剂;15、芯片;16、对位点;21、基板;22、芯片。11. Substrate; 12. Welding area; 13. Solder paste; 14. Flux; 15. Chip; 16. Alignment point; 21. Substrate; 22. Chip.
【具体实施方式】【Detailed ways】
为了使本发明的目的,技术方案及优点更加清楚明白,以下结合附图及实施实例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅用以解释本发明,并不用于限定本发明。In order to make the purpose, technical solutions and advantages of the present invention more clear, the present invention will be further described in detail below in conjunction with the accompanying drawings and implementation examples. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.
请参阅图1,本发明的第一实施例提供了一种利用报废基板进行芯片贴装方法1,芯片贴装方法1包括以下步骤:Please refer to FIG. 1 , the first embodiment of the present invention provides a chip mounting method 1 using scrap substrates. The chip mounting method 1 includes the following steps:
S1:提供报废基板以及芯片,基板焊接区存在锡膏;S1: Provide scrap substrates and chips, and there is solder paste in the soldering area of the substrate;
S2:对基板进行第一次回流焊熔解焊接区的锡膏;S2: Perform the first reflow soldering on the substrate to melt the solder paste in the soldering area;
S3:对经第一次回流焊后的基板的焊接区进行点涂助焊剂;S3: spot-coating flux on the soldering area of the substrate after the first reflow soldering;
S4:将芯片固晶至经点涂助焊剂后的焊接区。S4: Die-bonding the chip to the soldering area where flux has been applied.
需要说明的是,请结合图2及图3,本发明的第一实施例提供的基板11是在焊接区12印刷有锡膏13而不能二次重工的板子。此外,基板11由绝缘材料制成,例如BT板(Bismaleimide Triazine),FR-4板、FPC板(Flexible Printed Circuit)等,在本实施例中的基板11以FPC板为例来进行说明。此外,本发明的芯片15采用的是Mini LED芯片15。It should be noted that referring to FIG. 2 and FIG. 3 , the
具体地,请结合图4至图6,本发明的第一实施例提供的芯片贴装方法1,首先对基板11进行第一次回流焊,通过此设计能够将基板11的焊接区12上的锡膏13熔化掉,然后再对经第一次回流焊后的焊接区12进行点涂助焊剂14的设计,能够使得芯片15后续能够更好地焊接在焊接区12上且能够降低操作难度、复杂程度及提高芯片贴装的精准度,从而提升了整体的工艺流程的效率,最后再通过固晶技术将芯片15固晶在焊接区12的一面上,从而完成了芯片15的贴装过程。由此可见,本发明的第一实施例提供的贴装方法1解决了因焊接区12印刷有锡膏13而不能二次重工的基板11不能进行芯片15的贴装的技术问题,也即是采用本发明的贴装方法1能够使得该基板11仍然可以实现对芯片15的贴装的功能,能够节省成本且能够提高产品的良率。Specifically, please refer to FIG. 4 to FIG. 6. In the chip mounting method 1 provided by the first embodiment of the present invention, the first reflow soldering is performed on the
需要说明的是,固晶技术是现有技术在此不再赘述。It should be noted that the die-bonding technology is an existing technology and will not be repeated here.
可选地,在对基板11进行第一次回流焊时,回流焊的设备采用10温区或13温区进行回流焊。Optionally, when the
可以理解地,通过采用10温区或13温区的设备对基板11进行第一次回流焊的设计,由于10温区或13温区的设备的回流曲线会更加稳定,因此能够使得基板11的焊接区12上锡膏13更好地熔化。作为本发明第一实施例优选地方案,采用10温区的设备进行第一回流焊。It can be understood that by using the equipment in the 10 temperature zone or the 13 temperature zone to perform the first reflow soldering design on the
进一步地,对基板进行第一次回流焊之前,还包括步骤:将熔点为130~180℃的锡膏13点涂至焊接区12。优选地,采用熔点为138~172℃的锡膏13点涂至焊接区12。Further, before performing the first reflow soldering on the substrate, a step is further included: spot-
可以理解地,通过此设计,在第一次回流焊之前点涂锡膏,从而使得通过第一次回流焊能够将该锡膏进行固化。Understandably, with this design, solder paste is dispensed before the first reflow soldering, so that the solder paste can be cured by the first reflow soldering.
进一步地,将芯片15固晶至经点涂助焊剂14后的焊接区12的一面上之后,还包括步骤:对基板11进行第二次回流焊,以将芯片15焊接于焊接区12上。Further, after the
可以理解地,通过对基板11进行第二次回流焊的设计,利用锡膏13将芯片15连接到基板11上的焊接区12上之后,透过控制加热的温度来熔化锡膏13以达到永久接合,也即是将芯片15焊接在焊接区12上。Understandably, through the second reflow design of the
进一步地,对基板进行第二次回流焊之前,还包括步骤:将熔点为130~180℃的锡膏13点涂至点涂至点涂有助焊剂的焊接区12上。优选地,采用熔点为138~172℃的锡膏13点涂至焊接区12。Further, before performing the second reflow soldering on the substrate, a step is further included: spot-
可以理解地,通过此设计,在第二次回流焊之前点涂锡膏,从而使得通过第二次回流焊能够将该锡膏进行固化。Understandably, with this design, the solder paste is dispensed before the second reflow soldering, so that the solder paste can be cured by the second reflow soldering.
可选地,在对基板11进行第二次回流焊时,回流焊的设备采用10温区或13温区进行回流焊。Optionally, when performing the second reflow soldering on the
可以理解地,通过采用10温区或13温区的设备对基板11进行第二次回流焊的设计,由于10温区或13温区的设备的回流曲线会更加稳定,因此能够使得焊接区12上的锡膏13更好地熔化,从而使得芯片15更好地焊接在焊接区12上。作为本发明第一实施例优选地方案,采用10温区的设备进行第一回流焊。It can be understood that by adopting the equipment in
进一步地,在对基板11进行第二次回流焊之后,还包括步骤:对芯片15的表面进行点涂封胶层以将芯片15进行封装。Further, after performing the second reflow soldering on the
可选地,封胶层的材质可以但不限制为硅胶、环氧胶等。Optionally, the material of the sealant layer can be, but not limited to, silica gel, epoxy glue and the like.
可以理解地,通过芯片15的表面进行点涂封胶层的设计,一是能够实现对芯片15的保护的作用,二是可以实现芯片15不同发光调节的功能。具体地,本发明实施例中,封胶层采用环氧胶制成,通过此设计,由于环氧胶固化后,延展性更好因此能够更好地保护芯片15。It can be understood that the design of spot-coating the sealant layer on the surface of the
进一步地,芯片15与焊接区12接触的一面设有镀锡层,且镀锡层的厚度为6~18μm。优选地,镀锡层的厚度为8~15μm。Further, the surface of the
可选地,镀锡层的厚度可以为但不限制为8μm、9μm、10μm、11μm、12μm、13μm、14μm或15μm。Optionally, the thickness of the tin plating layer may be, but not limited to, 8 μm, 9 μm, 10 μm, 11 μm, 12 μm, 13 μm, 14 μm or 15 μm.
可以理解地,通过在芯片15与焊接区12接触的一面设有镀锡层的设计,因焊接区12的部分会凹陷一部分,而在印刷锡膏13后会有一个凸点,但是这个凸点的高度可能会低于焊接区12凹陷的平面,因此在芯片15与焊接区12接触的一面设有镀锡层能够将芯片15更好地焊接在焊接区12上,也即是能够减小芯片15出现虚焊的可能性,从而进一步地提高了产品的良率。此外,当芯片15的镀锡层与焊接区12贴合之后,芯片15的镀锡层与焊接区12之间有一定的挤压,从而在第二次回流焊之后,使得芯片15和焊接区12之间能够更加牢固。此外,芯片15在和焊接区12焊接的时候,两者之间会发生相对的角度偏移,在芯片15被点亮之后,发生角度偏移的芯片15会发光不均从而影响整体的发光效果,因此,通过设置在芯片15与焊接区12设置镀锡层的设计,还能防止芯片15出现倾斜的可能性,也即是可将芯片15按照预设的姿态排列相对焊接到焊接区12中,从而保证在第二次回流焊之后,焊接到基板11上的芯片15能够按照预设的状态统一排列。Understandably, through the design of the tin-plated layer on the side of the
进一步地,助焊剂14包括松香、增粘剂、增亮剂、有机溶剂中的一种或多种,助焊剂14中,以质量百分比计,松香的含量为55%~85%、增粘剂的含量为1%~6%、增亮剂的含量为8%~17%,有机溶剂的含量为8%~17%。Further, the
作为本发明的第一实施例优选地方案,松香的含量为60%~80%、增粘剂的含量为2%~5%、增亮剂的含量为10%~15%,有机溶剂的含量为10%~15%。As a preferred scheme of the first embodiment of the present invention, the content of rosin is 60% to 80%, the content of tackifier is 2% to 5%, the content of brightener is 10% to 15%, and the content of organic solvent 10% to 15%.
可以理解地,通过此设计,这种助焊剂14在焊接过程中能够表现出良好的锡速、良好的焊接效果及清洗效果,焊接工作后,基板11的表面存在较多松香残留物,可用适当的清洗剂清洗,保证了清洗表面具有良好的绝缘阻抗,而增粘剂能够大大提高焊接区12的粘度,而增亮剂可以显著提高焊接区12的镀层的光亮度及结合力,可以大大提高焊接区12的稳定性,而有机溶剂在焊接工作完成后,可以用水清洗,既降低了客户的生产成本,又符合环保要求。因此,通过对焊接区12点涂上述助焊剂14的设计,一是能够对焊接区12进行表面清洁,方便后续对芯片15进行贴装,二是可以起到润湿焊接区12的效果,三是能够加快焊接的效率,能够进一步地提高整体的工艺流程的效率。It can be understood that, through this design, this
进一步地,对基板11进行第二次回流焊之前,还包括步骤:对固晶完芯片15的基板11进行自动光学检测。Further, before performing the second reflow soldering on the
具体的,本发明的实施例通过AOI(Automatic Optic Inspection,自动光学检测)对固晶完芯片15的基板11进行检测确认。AOI通过光学的方法进行扫描通过摄像机读取芯片15及焊脚的图像,通过逻辑算法或影像对比的方法对锡膏13、焊点及芯片15进行检测,从而发现是否有芯片15偏移、芯片15漏装及焊接短路等缺陷,并可通过显示器或自动标志把缺陷标示出来,供维修人员修整。Specifically, in the embodiment of the present invention, AOI (Automatic Optic Inspection, automatic optical inspection) is used to inspect and confirm the
可以理解地,通过在对基板11进行第二次回流焊之前对基板11进行AOI检测的设计,能够确保是否有漏贴芯片15,进而进一步地提高了产品的良率。It can be understood that, through the design of performing AOI inspection on the
进一步地,对经第一次回流焊后的基板11的焊接区12进行点涂助焊剂14之后,还包括步骤;对点涂有助焊剂14的锡膏13进行SPI检测。Further, after dispensing the
可以理解地,通过在对点涂有助焊剂14的锡膏13进行SPI检测的设计,能够检测锡膏13印刷的印刷面积、高度、形状、XY偏移、桥接以及体积的一致性,从而控制锡膏13印刷的品质进而提高芯片15后续焊接时的精度。也可理解地,上述的检测指标的范围可以具体依据产品的品质要求来设定检测范围,本发明实施例对此不做任何限定。It can be understood that, through the design of SPI detection on the
此外,请继续参阅图2,本发明的实施例的基板11上还设有对位点16。In addition, please continue to refer to FIG. 2 , alignment points 16 are also provided on the
可以理解地,通过此设计,在基板11与设备(如进行第二次回流焊或固晶)的过程中,可能会产生一些位置上的偏差,一旦基板11与设备之间的贴合产生位置偏差,则第二次回流焊之后或固晶后,所有的芯片15都可能会被焊接或固晶到基板11的错误位置上,导致芯片15不能正常发光,即使可以正常发光,发光的效果也会受到很大的影响。因此,通过在基板11的对应的位置设置对位点16,可以使得基板11上的所有的芯片15都能够在正确的位置与焊接区12进行贴合,进而进一步地保证了产品的良品率。可见,上述的设计有效地提高了贴装方法1的可靠性,也即是通过贴装方法1做出的产品具有更好的发光效果。It can be understood that with this design, some positional deviations may occur during the process of the
请参阅图7,本发明的第二实施例提供了一种发光板2,发光板2由本发明的第一实施例的贴装方法1制成。Please refer to FIG. 7 , the second embodiment of the present invention provides a light-emitting
具体地,发光板2包括基板21以及设置于基板21上的芯片22。可以理解地,本发明第二实施例的发光板2具有与本发明第一实施例的贴装方法1具有相同的有益效果,在此不再赘述。Specifically, the light-emitting
与现有技术相比,本发明提供的一种利用报废基板进行贴装方法具有以下优点:Compared with the prior art, a mounting method using scrap substrates provided by the present invention has the following advantages:
1、本发明的实施例提供的贴装方法,通过对基板进行第一回流焊能够将焊接区的锡膏熔化掉,然后再对焊接区进行点涂助焊剂能够使得芯片后续能够更好地焊接在焊接区上,最后再通过固晶技术将芯片固晶在焊接区上,从而完成了芯片的贴装过程。由此可见,本发明的第一实施例提供的贴装方法解决了因焊接区印刷有锡膏而报废的基板不能进行芯片的贴装的技术问题,也即是采用本发明的贴装方法能够使得该基板仍然可以实现对芯片的贴装的功能,能够节省成本且能够提高产品的良率。1. In the mounting method provided by the embodiment of the present invention, the solder paste in the welding area can be melted by performing the first reflow soldering on the substrate, and then spot-coating flux on the welding area can make the subsequent chip soldering better On the welding area, the chip is finally solidified on the welding area through the crystal bonding technology, thereby completing the chip mounting process. It can be seen that the mounting method provided by the first embodiment of the present invention solves the technical problem that the chip cannot be mounted on the scrapped substrate due to solder paste printed on the soldering area, that is, the mounting method of the present invention can Therefore, the substrate can still realize the function of mounting chips, which can save costs and improve the yield rate of products.
2、本发明的实施例提供的贴装方法,通过对基板进行第二次回流焊的设计,利用锡膏将芯片连接到焊接区上之后,透过控制加热的温度来熔化锡膏以达到永久接合,也即是将芯片焊接在焊接区上。2. The placement method provided by the embodiment of the present invention, through the design of the second reflow soldering on the substrate, after using the solder paste to connect the chip to the welding area, the solder paste is melted by controlling the heating temperature to achieve permanent Bonding, that is, soldering the chip on the pad.
3、本发明的实施例提供的贴装方法,通过设置在芯片与焊接区设置镀锡层的设计,一是能够将芯片更好地焊接在焊接区上,也即是能够减小芯片出现虚焊的可能性,从而进一步地提高了产品的良率。二是当芯片的镀锡层与焊接区贴合之后,芯片的镀锡层与焊接区之间有一定的挤压,从而在第二次回流焊之后,使得芯片和焊接区之间能够更加牢固。三是芯片在和焊接区焊接的时候,两者之间会发生相对的角度偏移,在芯片被点亮之后,发生角度偏移的芯片会发光不均从而影响整体的发光效果,因此,还能防止芯片出现倾斜的可能性,也即是可将芯片按照预设的姿态排列相对焊接到焊接区中,从而保证在第二次回流焊之后,焊接到基板上的芯片能够按照预设的状态统一排列。3. The placement method provided by the embodiment of the present invention, through the design of setting the tin-plated layer on the chip and the welding area, firstly, the chip can be better welded on the welding area, that is, the chip can be reduced. The possibility of welding, thus further improving the yield of the product. The second is that when the tin-plated layer of the chip is bonded to the soldering area, there is a certain amount of extrusion between the tin-plated layer of the chip and the soldering area, so that after the second reflow soldering, the chip and the soldering area can be more firmly bonded. . The third is that when the chip is soldered to the welding area, there will be a relative angle offset between the two. After the chip is lit, the chip with the angle offset will emit uneven light and affect the overall luminous effect. It can prevent the possibility of chip tilting, that is, the chips can be arranged and soldered to the welding area according to the preset posture, so as to ensure that after the second reflow soldering, the chips soldered to the substrate can follow the preset state Uniform arrangement.
4、本发明的实施例提供的贴装方法,通过此设计,这种助焊剂在焊接过程中能够表现出良好的锡速、良好的焊接效果及清洗效果,焊接工作后,基板的表面存在较多松香残留物,可用适当的清洗剂清洗,保证了清洗表面具有良好的绝缘阻抗,而增粘剂能够大大提高焊接区的粘度,而增亮剂可以显著提高焊接区的镀层的光亮度及结合力,可以大大提高焊接区的稳定性,而有机溶剂在焊接工作完成后,可以用水清洗,既降低了客户的生产成本,又符合环保要求。因此,通过对焊接区点涂上述助焊剂14的设计,一是能够对焊接区进行表面清洁,方便后续对芯片进行贴装,二是可以起到润湿焊接区的效果,三是能够加快焊接的效率,能够进一步地提高整体的工艺流程的效率。4. The placement method provided by the embodiment of the present invention, through this design, this flux can show good tin speed, good welding effect and cleaning effect in the welding process, and after welding, the surface of the substrate is relatively weak. More rosin residues can be cleaned with an appropriate cleaning agent to ensure good insulation resistance on the cleaned surface, and the tackifier can greatly increase the viscosity of the welding area, and the brightener can significantly improve the brightness and bonding of the coating in the welding area The strength can greatly improve the stability of the welding area, and the organic solvent can be cleaned with water after the welding work is completed, which not only reduces the production cost of the customer, but also meets the requirements of environmental protection. Therefore, by applying the above-mentioned
5、本发明的实施例提供的贴装方法,通过在对基板进行第二次回流焊之前对基板进行AOI检测的设计,能够确保是否有漏贴芯片,进而进一步地提高了产品的良率。5. The placement method provided by the embodiment of the present invention can ensure whether there are missing chips through the design of AOI detection on the substrate before the second reflow soldering of the substrate, thereby further improving the yield of the product.
6、本发明的实施例提供的贴装方法,通过对点涂有助焊剂的锡膏进行SPI检测的设计,能够检测锡膏印刷的印刷面积、高度、形状、XY偏移、桥接以及体积的一致性,从而控制锡膏印刷的品质进而提高芯片后续焊接时的精度。6. The placement method provided by the embodiments of the present invention can detect the printing area, height, shape, XY offset, bridging and volume of the solder paste printing by designing the SPI detection of the solder paste coated with flux. Consistency, so as to control the quality of solder paste printing and improve the accuracy of subsequent chip soldering.
7、本发明的实施例提供的贴装方法,通过芯片的表面进行点涂封胶层的设计,一是能够实现对芯片的保护的作用,二是可以实现芯片不同发光调节的功能。7. The mounting method provided by the embodiment of the present invention, through the design of spot-coating sealant layer on the surface of the chip, can realize the function of protecting the chip, and can realize the function of different light emission adjustment of the chip.
8、本发明的实施例提供的发光板,具有与本发明的贴装方法相同的有益效果,在此不再赘述。8. The luminescent panel provided by the embodiment of the present invention has the same beneficial effects as the mounting method of the present invention, which will not be repeated here.
以上所述仅为本发明的较佳实施例而已,并不用以限制本发明,凡在本发明的原则之内所作的任何修改,等同替换和改进等均应包含本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. Any modifications, equivalent replacements and improvements within the principles of the present invention shall be included within the protection scope of the present invention.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210781800.6A CN115295428A (en) | 2022-07-04 | 2022-07-04 | Method for carrying out chip mounting by utilizing scrapped substrate and light-emitting plate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210781800.6A CN115295428A (en) | 2022-07-04 | 2022-07-04 | Method for carrying out chip mounting by utilizing scrapped substrate and light-emitting plate |
Publications (1)
Publication Number | Publication Date |
---|---|
CN115295428A true CN115295428A (en) | 2022-11-04 |
Family
ID=83822909
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210781800.6A Pending CN115295428A (en) | 2022-07-04 | 2022-07-04 | Method for carrying out chip mounting by utilizing scrapped substrate and light-emitting plate |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115295428A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN118693204A (en) * | 2024-08-28 | 2024-09-24 | 江苏通云交通发展有限公司 | A precise LED light board packaging device based on machine vision |
-
2022
- 2022-07-04 CN CN202210781800.6A patent/CN115295428A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN118693204A (en) * | 2024-08-28 | 2024-09-24 | 江苏通云交通发展有限公司 | A precise LED light board packaging device based on machine vision |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12328972B2 (en) | Bonding method of micro-light emitting diode chip | |
CN106163131A (en) | The hybrid process technique of surface mount elements and pcb board | |
WO2012160817A1 (en) | Method for mounting electronic component, device for mounting electronic component, and system for mounting electronic component | |
US20080047663A1 (en) | Apparatus and method for bonding anisotropic conductive film using laser beam | |
WO2013084398A1 (en) | Electronic component mounting line and electronic component mounting method | |
JP2014225654A (en) | Inter-wiring board connection structure and inter-wiring board connection method | |
CN115295428A (en) | Method for carrying out chip mounting by utilizing scrapped substrate and light-emitting plate | |
WO2022247228A1 (en) | Microelectronic assembly discharge, transfer, and positioning apparatus and operating method therefor | |
JP4810393B2 (en) | Optical module manufacturing method and manufacturing apparatus | |
JP2002232123A (en) | Manufacturing method of composite circuit substrate | |
CN116154088A (en) | Crystal-bonding method of light board and light board | |
CN103418873A (en) | Method for applying laser welding machine to welding or unsoldering shielding screen | |
CN115589715A (en) | A kind of production method of SMT double process | |
KR101607675B1 (en) | Method for bonding package | |
JPH1098075A (en) | Semiconductor mounting method, semiconductor mounting device and semiconductor mounting structure | |
CN100543954C (en) | Passive component adhesion process method and passive component | |
JP6135892B2 (en) | Electronic component mounting method and electronic component mounting line | |
CN107845713A (en) | Die bond fixing method | |
JP2014033084A (en) | Manufacturing method of lamination package structure, assembling device and manufacturing system | |
KR100741834B1 (en) | Reflow Device for Flexible Printed Circuit Board | |
JP3720524B2 (en) | Connection method between electrodes | |
JP2002353601A (en) | Electronic component mounted body and method for mounting electronic component | |
KR0176435B1 (en) | Metal bonding method | |
JP2004047772A (en) | Electronic component bonding material and electronic component mounting method | |
KR100385289B1 (en) | Methods of bonding and debonding circuit devices on glass substrate via through heating and bonding pad for them |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |