[go: up one dir, main page]

CN115274818A - HEMT epitaxial wafer and preparation method thereof, HEMT device - Google Patents

HEMT epitaxial wafer and preparation method thereof, HEMT device Download PDF

Info

Publication number
CN115274818A
CN115274818A CN202210708221.9A CN202210708221A CN115274818A CN 115274818 A CN115274818 A CN 115274818A CN 202210708221 A CN202210708221 A CN 202210708221A CN 115274818 A CN115274818 A CN 115274818A
Authority
CN
China
Prior art keywords
layer
temperature
ranges
growth
nucleation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210708221.9A
Other languages
Chinese (zh)
Inventor
葛永晖
陈张笑雄
肖云飞
陆香花
李鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HC Semitek Zhejiang Co Ltd
Original Assignee
HC Semitek Zhejiang Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HC Semitek Zhejiang Co Ltd filed Critical HC Semitek Zhejiang Co Ltd
Priority to CN202210708221.9A priority Critical patent/CN115274818A/en
Publication of CN115274818A publication Critical patent/CN115274818A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/40FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/183Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02461Phosphides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02505Layer structure consisting of more than two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/213Channel regions of field-effect devices
    • H10D62/221Channel regions of field-effect devices of FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351Substrate regions of field-effect devices
    • H10D62/357Substrate regions of field-effect devices of FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503Nitride Group III-V materials, e.g. AlN or GaN

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

本公开提供了一种HEMT外延片及其制备方法、HEMT器件,属于半导体器件技术领域。所述HEMT外延片包括:Si衬底、依次层叠在所述Si衬底上的复合过渡层、AlGaN缓冲层、AlGaN高阻层、GaN沟道层、AlGaN势垒层与GaN盖帽层,所述复合过渡层包括依次层叠在所述Si衬底上的低温BP成核层、高温BP成核层和预铺Al层,所述低温BP成核层的生长温度低于所述高温BP成核层的生长温度。

Figure 202210708221

The present disclosure provides a HEMT epitaxial wafer, a preparation method thereof, and a HEMT device, belonging to the technical field of semiconductor devices. The HEMT epitaxial wafer includes: a Si substrate, a composite transition layer sequentially stacked on the Si substrate, an AlGaN buffer layer, an AlGaN high resistance layer, a GaN channel layer, an AlGaN barrier layer and a GaN cap layer, the The composite transition layer includes a low temperature BP nucleation layer, a high temperature BP nucleation layer and a pre-laid Al layer sequentially stacked on the Si substrate, and the growth temperature of the low temperature BP nucleation layer is lower than the high temperature BP nucleation layer growth temperature.

Figure 202210708221

Description

HEMT外延片及其制备方法、HEMT器件HEMT epitaxial wafer and its preparation method, HEMT device

技术领域technical field

本公开涉及到了半导体器件技术领域,特别涉及到一种HEMT外延片及其制备方法、HEMT器件。The present disclosure relates to the technical field of semiconductor devices, in particular to a HEMT epitaxial wafer, a preparation method thereof, and a HEMT device.

背景技术Background technique

高电子迁移率晶体管(High Electron Mobility Transistor,HEMT)是一种异质结场效应晶体管。HEMT外延片是制备HEMT器件的基础,HEMT外延片包括硅(Si)衬底和依次层叠在Si衬底上的铝镓氮(AlGaN)缓冲层、AlGaN高阻层、氮化镓(GaN)沟道层、AlGaN势垒层与GaN盖帽层。A high electron mobility transistor (High Electron Mobility Transistor, HEMT) is a heterojunction field effect transistor. The HEMT epitaxial wafer is the basis for the preparation of HEMT devices. The HEMT epitaxial wafer includes a silicon (Si) substrate and an aluminum gallium nitride (AlGaN) buffer layer, an AlGaN high-resistance layer, and a gallium nitride (GaN) trench stacked on the Si substrate in sequence. channel layer, AlGaN barrier layer and GaN capping layer.

HTME器件的性能很大程度上依赖于外延层晶体质量。为了减小Si衬底与外延层中GaN之间的晶格失配,降低位错密度,提高外延层晶体质量,通常会在Si衬底和AlGaN缓冲层之间依次设置低温氮化铝(AlN)成核层和高温AlN成核层。The performance of HTME devices largely depends on the crystal quality of the epitaxial layer. In order to reduce the lattice mismatch between the Si substrate and GaN in the epitaxial layer, reduce the dislocation density, and improve the crystal quality of the epitaxial layer, low-temperature aluminum nitride (AlN ) nucleation layer and high temperature AlN nucleation layer.

但是,由于GaN和AlN的晶格常数分别为0.3189nm和0.3112nm,GaN和AlN的禁带宽度分别为3.4eV和6.2eV,Si的晶格常数(0.5431nm)、禁带宽度(1.12eV)与GaN和AlN差异比较大,在低温AlN成核层和高温AlN成核层上生长的外延层晶体质量并不高。However, since the lattice constants of GaN and AlN are 0.3189nm and 0.3112nm, the band gaps of GaN and AlN are 3.4eV and 6.2eV respectively, the lattice constant of Si (0.5431nm), the band gap (1.12eV) Compared with GaN and AlN, the crystal quality of the epitaxial layer grown on the low-temperature AlN nucleation layer and the high-temperature AlN nucleation layer is not high.

发明内容Contents of the invention

本公开实施例提供了一种HEMT外延片及其制备方法、HEMT器件,可以提高HEMT外延片的晶体质量。所述技术方案如下:Embodiments of the present disclosure provide a HEMT epitaxial wafer, a preparation method thereof, and a HEMT device, which can improve the crystal quality of the HEMT epitaxial wafer. Described technical scheme is as follows:

本公开实施例提供了一种HEMT外延片,所述HEMT外延片包括:An embodiment of the present disclosure provides a HEMT epitaxial wafer, and the HEMT epitaxial wafer includes:

Si衬底、依次层叠在所述Si衬底上的复合过渡层、AlGaN缓冲层、AlGaN高阻层、GaN沟道层、AlGaN势垒层与GaN盖帽层,a Si substrate, a composite transition layer, an AlGaN buffer layer, an AlGaN high resistance layer, a GaN channel layer, an AlGaN barrier layer, and a GaN capping layer sequentially stacked on the Si substrate,

所述复合过渡层包括依次层叠在所述Si衬底上的低温磷化硼(BP)成核层、高温BP成核层和预铺Al层,所述低温BP成核层的生长温度低于所述高温BP成核层的生长温度。The composite transition layer includes a low-temperature boron phosphide (BP) nucleation layer, a high-temperature BP nucleation layer, and a pre-coated Al layer sequentially stacked on the Si substrate, and the growth temperature of the low-temperature BP nucleation layer is lower than The growth temperature of the high-temperature BP nucleation layer.

可选地,所述低温BP成核层的生长温度的取值范围为600℃~800℃,所述高温BP成核层的生长温度的取值范围为900℃~1100℃;Optionally, the growth temperature of the low-temperature BP nucleation layer ranges from 600°C to 800°C, and the growth temperature of the high-temperature BP nucleation layer ranges from 900°C to 1100°C;

所述低温BP成核层的厚度的取值范围为10nm~40nm,所述高温BP成核层的生长温度的取值范围为150nm~250nm;The value range of the thickness of the low-temperature BP nucleation layer is 10nm-40nm, and the value range of the growth temperature of the high-temperature BP nucleation layer is 150nm-250nm;

所述低温BP成核层的生长压力的取值范围为200mbar~300mbar,所述高温BP成核层的生长压力的取值范围为50mbar~100mbar。The growth pressure of the low-temperature BP nucleation layer ranges from 200 mbar to 300 mbar, and the growth pressure of the high-temperature BP nucleation layer ranges from 50 mbar to 100 mbar.

可选地,所述预铺Al层的生长温度的取值范围为900℃~1100℃,所述预铺Al层的生长压力的取值范围为40mbar~70mbar,所述预铺Al层的厚度的取值范围为1nm~5nm。Optionally, the growth temperature of the pre-laid Al layer ranges from 900°C to 1100°C, the growth pressure of the pre-laid Al layer ranges from 40mbar to 70mbar, and the thickness of the pre-laid Al layer The value range of is 1nm~5nm.

可选地,所述HEMT外延片还包括:位于所述GaN沟道层和所述AlGaN势垒层之间的AlN插入层。Optionally, the HEMT epitaxial wafer further includes: an AlN insertion layer located between the GaN channel layer and the AlGaN barrier layer.

本公开实施例提供了一种HEMT外延片的制备方法,所述制备方法包括:An embodiment of the present disclosure provides a method for preparing a HEMT epitaxial wafer, the preparation method comprising:

提供一Si衬底;providing a Si substrate;

在所述Si衬底上生长复合过渡层,所述复合过渡层包括依次层叠在所述Si衬底上的低温BP成核层、高温BP成核层和预铺Al层;growing a composite transition layer on the Si substrate, the composite transition layer comprising a low-temperature BP nucleation layer, a high-temperature BP nucleation layer and a pre-coated Al layer sequentially stacked on the Si substrate;

在所述复合过渡层上依次生长AlGaN缓冲层、AlGaN高阻层、GaN沟道层、AlGaN势垒层与GaN盖帽层。An AlGaN buffer layer, an AlGaN high resistance layer, a GaN channel layer, an AlGaN barrier layer and a GaN capping layer are sequentially grown on the composite transition layer.

可选地,所述在所述Si衬底上生长复合过渡层,包括:按照如下方式制备所述低温BP成核层:Optionally, the growing a composite transition layer on the Si substrate includes: preparing the low-temperature BP nucleation layer in the following manner:

在生长温度的取值范围为600℃~800℃,生长压力的取值范围为200mbar~300mbar的条件下,生长厚度的取值范围为10nm~40nm的所述低温BP成核层。Under the condition that the growth temperature ranges from 600° C. to 800° C. and the growth pressure ranges from 200 mbar to 300 mbar, the low-temperature BP nucleation layer whose thickness ranges from 10 nm to 40 nm is grown.

可选地,所述在所述Si衬底上生长复合过渡层,包括:按照如下方式制备所述高温BP成核层:Optionally, the growing a composite transition layer on the Si substrate includes: preparing the high-temperature BP nucleation layer in the following manner:

在生长温度的取值范围为900℃~1100℃,生长压力的取值范围为50mbar~100mbar的条件下,生长厚度的取值范围为150nm~250nm的所述高温BP成核层。Under the condition that the growth temperature ranges from 900° C. to 1100° C. and the growth pressure ranges from 50 mbar to 100 mbar, the high-temperature BP nucleation layer whose thickness ranges from 150 nm to 250 nm is grown.

可选地,所述在所述Si衬底上生长复合过渡层,包括:按照如下方式制备所述预铺Al层:Optionally, the growing a composite transition layer on the Si substrate includes: preparing the pre-coated Al layer in the following manner:

在生长温度的取值范围为900℃~1100℃的条件下,生长压力的取值范围为40mbar~70mbar的条件下,生长厚度的取值范围为1nm~5nm的所述预铺Al层。Under the condition that the growth temperature ranges from 900° C. to 1100° C. and the growth pressure ranges from 40 mbar to 70 mbar, the pre-coated Al layer with a thickness ranging from 1 nm to 5 nm is grown.

可选地,所述制备方法还包括:Optionally, the preparation method also includes:

在所述GaN沟道层和所述AlGaN势垒层之间生长AlN插入层。An AlN insertion layer is grown between the GaN channel layer and the AlGaN barrier layer.

本公开实施例提供了一种HEMT器件,所述HEMT器件包括如前述任一项所述的HEMT外延片。An embodiment of the present disclosure provides a HEMT device, and the HEMT device includes the HEMT epitaxial wafer described in any one of the preceding items.

本公开实施例提供的技术方案带来的有益效果包括:The beneficial effects brought by the technical solutions provided by the embodiments of the present disclosure include:

通过将成核层设置为由低温BP成核层和高温BP成核层组成的双层结构。与常规的AlN成核层相比,BP成核层与GaN外延层具有更小的晶格失配度,可以降低因晶格失配而产生的位错密度,从而提高外延层生长的晶体质量。当AlN作为成核层时其晶格常数比Si和GaN都要小,禁带宽度比Si和GaN都要大,而BP的晶格常数和禁带宽度介于Si与GaN之间,能够很好的起到Si衬底与GaN外延层之间的缓冲过渡作用,有利于降低Si衬底与外延层之间的晶格失配度,提高晶体质量。另外,高温BP成核层生长结束后进行预铺Al层生长,能够避免NH3与BP接触反应生长BN,因为BN与GaN之间存在较大的晶格失配,从而避免GaN外延层位错密度的增加。By setting the nucleation layer as a double-layer structure composed of a low-temperature BP nucleation layer and a high-temperature BP nucleation layer. Compared with the conventional AlN nucleation layer, the BP nucleation layer has a smaller lattice mismatch degree with the GaN epitaxial layer, which can reduce the dislocation density caused by the lattice mismatch, thereby improving the crystal quality of the epitaxial layer growth . When AlN is used as the nucleation layer, its lattice constant is smaller than that of Si and GaN, and its forbidden band width is larger than that of Si and GaN, while the lattice constant and forbidden band width of BP are between Si and GaN, which can be easily It plays a good buffer transition role between the Si substrate and the GaN epitaxial layer, which is conducive to reducing the lattice mismatch between the Si substrate and the epitaxial layer and improving the crystal quality. In addition, the growth of the pre-laid Al layer after the growth of the high-temperature BP nucleation layer can avoid the contact reaction between NH3 and BP to grow BN, because there is a large lattice mismatch between BN and GaN, thereby avoiding the dislocation of the GaN epitaxial layer increase in density.

附图说明Description of drawings

为了更清楚地说明本公开实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本公开的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present disclosure, the drawings that need to be used in the description of the embodiments will be briefly introduced below. Obviously, the drawings in the following description are only some embodiments of the present disclosure. For those skilled in the art, other drawings can also be obtained based on these drawings without creative effort.

图1是本公开实施例提供的一种HEMT外延片制备方法流程图;FIG. 1 is a flowchart of a HEMT epitaxial wafer preparation method provided by an embodiment of the present disclosure;

图2是本公开实施例提供的一种HEMT外延片制备方法流程图;Fig. 2 is a flow chart of a HEMT epitaxial wafer preparation method provided by an embodiment of the present disclosure;

图3是本公开实施例提供的一种HEMT外延片的结构示意图。FIG. 3 is a schematic structural diagram of a HEMT epitaxial wafer provided by an embodiment of the present disclosure.

具体实施方式Detailed ways

为使本公开的目的、技术方案和优点更加清楚,下面将结合附图对本公开实施方式作进一步地详细描述。In order to make the purpose, technical solution and advantages of the present disclosure clearer, the implementation manners of the present disclosure will be further described in detail below in conjunction with the accompanying drawings.

除非另作定义,此处使用的技术术语或者科学术语应当为本公开所属领域内具有一般技能的人士所理解的通常意义。本公开专利申请说明书以及权利要求书中使用的“第一”、“第二”、“第三”以及类似的词语并不表示任何顺序、数量或者重要性,而只是用来区分不同的组成部分。同样,“一个”或者“一”等类似词语也不表示数量限制,而是表示存在至少一个。“包括”或者“包含”等类似的词语意指出现在“包括”或者“包含”前面的元件或者物件涵盖出现在“包括”或者“包含”后面列举的元件或者物件及其等同,并不排除其他元件或者物件。“连接”或者“相连”等类似的词语并非限定于物理的或者机械的连接,而是可以包括电性的连接,不管是直接的还是间接的。“上”、“下”、“左”、“右”、“顶”、“底”等仅用于表示相对位置关系,当被描述对象的绝对位置改变后,则所述相对位置关系也可能相应地改变。Unless otherwise defined, the technical terms or scientific terms used herein shall have the usual meanings understood by those having ordinary skill in the art to which the present disclosure belongs. "First", "second", "third" and similar words used in the specification and claims of this disclosure do not indicate any order, quantity or importance, but are only used to distinguish different components . Likewise, words like "a" or "one" do not denote a limitation in quantity, but indicate that there is at least one. Words such as "comprises" or "comprising" and similar terms mean that the elements or items listed before "comprising" or "comprising" include the elements or items listed after "comprising" or "comprising" and their equivalents, and do not exclude other component or object. Words such as "connected" or "connected" are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "Up", "Down", "Left", "Right", "Top", "Bottom" and so on are only used to indicate the relative positional relationship. When the absolute position of the described object changes, the relative positional relationship may also be Change accordingly.

图1是本公开实施例提供的一种HEMT外延片制备方法流程图,参见图1,本公开实施例提供了一种HEMT外延片制备方法,HEMT外延片的制备方法包括:Figure 1 is a flow chart of a HEMT epitaxial wafer preparation method provided by an embodiment of the present disclosure. Referring to Figure 1, an embodiment of the present disclosure provides a HEMT epitaxial wafer preparation method, and the HEMT epitaxial wafer preparation method includes:

S101:提供一Si衬底。S101: Provide a Si substrate.

其中,Si衬底可以采用(111)晶向Si衬底。Wherein, the Si substrate may adopt a (111) crystal orientation Si substrate.

S102:在Si衬底生长复合过渡层,复合过渡层包括依次层叠在Si衬底上的低温BP成核层、高温BP成核层和预铺Al层,低温BP成核层的生长温度低于高温BP成核层的生长温度。S102: grow a composite transition layer on a Si substrate. The composite transition layer includes a low-temperature BP nucleation layer, a high-temperature BP nucleation layer, and a pre-coated Al layer stacked on the Si substrate in sequence. The growth temperature of the low-temperature BP nucleation layer is lower than The growth temperature of the high temperature BP nucleation layer.

示例性地,低温BP成核层的生长温度的取值范围为600℃~800℃,高温BP成核层的生长温度的取值范围为900℃~1100℃;例如,低温BP成核层的生长温度为700℃,高温BP成核层的生长温度为1000℃。Exemplarily, the growth temperature of the low-temperature BP nucleation layer ranges from 600°C to 800°C, and the growth temperature of the high-temperature BP nucleation layer ranges from 900°C to 1100°C; for example, the low-temperature BP nucleation layer The growth temperature is 700°C, and the growth temperature of the high-temperature BP nucleation layer is 1000°C.

低温BP成核层的厚度的取值范围为10nm~40nm,高温BP成核层的生长温度的取值范围为150nm~250nm;例如,低温BP成核层的厚度为25nm,高温BP成核层的生长温度为200nm。The thickness of the low-temperature BP nucleation layer ranges from 10nm to 40nm, and the growth temperature of the high-temperature BP nucleation layer ranges from 150nm to 250nm; for example, the thickness of the low-temperature BP nucleation layer is 25nm, and the high-temperature BP nucleation layer The growth temperature is 200nm.

低温BP成核层的生长压力的取值范围为200mbar~300mbar,高温BP成核层的生长压力的取值范围为50mbar~100mbar;例如,低温BP成核层的生长压力为250mbar,高温BP成核层的生长压力为75mbar。The growth pressure of the low temperature BP nucleation layer ranges from 200mbar to 300mbar, and the growth pressure of the high temperature BP nucleation layer ranges from 50mbar to 100mbar; for example, the growth pressure of the low temperature BP nucleation layer is 250mbar, and the high temperature BP nucleation layer The growth pressure of the nuclear layer was 75 mbar.

示例性地,预铺Al层的生长温度的取值范围为900℃~1100℃,预铺Al层的生长压力的取值范围为40mbar~70mbar,预铺Al层的厚度的取值范围为1nm~5nm。例如,预铺Al层的生长温度为1000℃,预铺Al层的生长压力为55mbar,预铺Al层的厚度为3.5nm。Exemplarily, the growth temperature of the pre-laid Al layer ranges from 900°C to 1100°C, the growth pressure of the pre-laid Al layer ranges from 40mbar to 70mbar, and the thickness of the pre-laid Al layer ranges from 1nm ~5nm. For example, the growth temperature of the pre-applied Al layer is 1000° C., the growth pressure of the pre-applied Al layer is 55 mbar, and the thickness of the pre-applied Al layer is 3.5 nm.

S103:在复合过渡层上依次生长AlGaN缓冲层、AlGaN高阻层、GaN沟道层、AlGaN势垒层与GaN盖帽层。S103: growing an AlGaN buffer layer, an AlGaN high resistance layer, a GaN channel layer, an AlGaN barrier layer, and a GaN capping layer sequentially on the composite transition layer.

示例性地,AlGaN缓冲层为未掺杂的AlGaN层,厚度的取值范围为2.0~3.0微米,Al的组分范围为0.2~0.8,能够保证AlGaN缓冲层的质量。Exemplarily, the AlGaN buffer layer is an undoped AlGaN layer, the thickness ranges from 2.0 to 3.0 microns, and the Al composition ranges from 0.2 to 0.8, which can ensure the quality of the AlGaN buffer layer.

示例性地,AlGaN高阻层的厚度的取值范围为1.0~2.0微米,可以保证AlGaN高阻层本身的生长质量,同时有效达到高阻的目的,也即可以保证高阻效果。Exemplarily, the thickness of the AlGaN high-resistance layer ranges from 1.0 to 2.0 microns, which can ensure the growth quality of the AlGaN high-resistance layer itself, and at the same time effectively achieve the goal of high resistance, that is, ensure the high-resistance effect.

示例性地,AlGaN高阻层中掺杂有C,且碳元素的掺杂浓度为1019cm-3-1020cm-3。AlGaN高阻层掺杂有碳可以提高AlGaN高阻层的高阻效果,碳元素的掺杂浓度在以上范围内也可以保证AlGaN高阻层本身的质量。Exemplarily, the AlGaN high resistance layer is doped with C, and the doping concentration of the carbon element is 10 19 cm −3 to 10 20 cm −3 . Doping the AlGaN high-resistance layer with carbon can improve the high-resistance effect of the AlGaN high-resistance layer, and the doping concentration of the carbon element within the above range can also ensure the quality of the AlGaN high-resistance layer itself.

示例性地,GaN沟道层的厚度的取值范围为300~600nm,使得得到的GaN沟道层的质量较好,提高最终得到的HEMT外延片的质量。Exemplarily, the thickness of the GaN channel layer ranges from 300 to 600 nm, so that the quality of the obtained GaN channel layer is better, and the quality of the finally obtained HEMT epitaxial wafer is improved.

例如,GaN沟道层的厚度为400nm。GaN沟道层的厚度较为恰当,成本较为合理的同时可以有效提高HEMT外延片的质量。For example, the GaN channel layer has a thickness of 400 nm. The thickness of the GaN channel layer is more appropriate, the cost is more reasonable, and the quality of the HEMT epitaxial wafer can be effectively improved.

示例性地,AlGaN势垒层的厚度的取值范围为20~25nm,能够保证HEMT外延片的质量。Exemplarily, the thickness range of the AlGaN barrier layer is 20-25 nm, which can ensure the quality of the HEMT epitaxial wafer.

示例性地,GaN盖帽层可为P型GaN层,便于制备与获取。Exemplarily, the GaN capping layer can be a P-type GaN layer, which is convenient for preparation and acquisition.

可选地,GaN盖帽层的厚度的取值范围为3~5nm,得到的GaN盖帽层整体的质量较好。Optionally, the thickness of the GaN capping layer ranges from 3 to 5 nm, and the overall quality of the obtained GaN capping layer is better.

示例性地,GaN盖帽层内的杂质为Mg,便于制备与获取。Exemplarily, the impurity in the GaN capping layer is Mg, which is convenient for preparation and acquisition.

通过将成核层设置为由低温BP成核层和高温BP成核层组成的双层结构。与常规的AlN成核层相比,BP成核层与GaN外延层具有更小的晶格失配度,可以降低因晶格失配而产生的位错密度,从而提高外延层生长的晶体质量。当AlN作为成核层时其晶格常数比Si和GaN都要小,禁带宽度比Si和GaN都要大,而BP的晶格常数和禁带宽度介于Si与GaN之间,能够很好的起到Si衬底与GaN外延层之间的缓冲过渡作用,有利于降低Si衬底与外延层之间的晶格失配度,提高晶体质量。另外,高温BP成核层生长结束后进行预铺Al层生长,能够避免NH3与BP接触反应生长BN,因为BN与GaN之间存在较大的晶格失配,从而避免GaN外延层位错密度的增加。By setting the nucleation layer as a double-layer structure composed of a low-temperature BP nucleation layer and a high-temperature BP nucleation layer. Compared with the conventional AlN nucleation layer, the BP nucleation layer has a smaller lattice mismatch degree with the GaN epitaxial layer, which can reduce the dislocation density caused by the lattice mismatch, thereby improving the crystal quality of the epitaxial layer growth . When AlN is used as the nucleation layer, its lattice constant is smaller than that of Si and GaN, and its forbidden band width is larger than that of Si and GaN, while the lattice constant and forbidden band width of BP are between Si and GaN, which can be easily It plays a good buffer transition role between the Si substrate and the GaN epitaxial layer, which is conducive to reducing the lattice mismatch between the Si substrate and the epitaxial layer and improving the crystal quality. In addition, the growth of the pre-laid Al layer after the growth of the high-temperature BP nucleation layer can avoid the contact reaction between NH3 and BP to grow BN, because there is a large lattice mismatch between BN and GaN, thereby avoiding the dislocation of the GaN epitaxial layer increase in density.

图2是本公开实施例提供的另一种HEMT外延片制备方法流程图,参见图2,HEMT外延片制备方法可包括:Fig. 2 is a flow chart of another HEMT epitaxial wafer preparation method provided by an embodiment of the present disclosure. Referring to Fig. 2, the HEMT epitaxial wafer preparation method may include:

S201:提供一Si衬底。S201: Provide a Si substrate.

其中,Si衬底可以采用(111)晶向Si衬底。Wherein, the Si substrate may adopt a (111) crystal orientation Si substrate.

可选地,步骤S201,包括:将Si衬底置于金属有机化合物化学气相沉淀(Metal-organic Chemical Vapor Deposition,MOVCD)系统中,在氢气(H2)气氛、1000℃~1200℃的温度条件、50mbar~150mbar的压力条件下处理Si衬底的表面5min~10min。以除去Si基Si衬底表面的杂质(例如氧化物)。Optionally, step S201 includes: placing the Si substrate in a metal-organic chemical vapor deposition (Metal-organic Chemical Vapor Deposition, MOVCD) system, in a hydrogen (H 2 ) atmosphere, at a temperature of 1000°C to 1200°C 1. Processing the surface of the Si substrate for 5 minutes to 10 minutes under a pressure condition of 50 mbar to 150 mbar. To remove impurities (such as oxides) on the surface of the Si-based Si substrate.

S202:在Si衬底生长复合过渡层。S202: growing a composite transition layer on the Si substrate.

在本公开一种可能的实现方式中,复合过渡层的生长过程如下:In a possible implementation of the present disclosure, the growth process of the composite transition layer is as follows:

第一步、在生长温度的取值范围为600℃~800℃,生长压力的取值范围为200mbar~300mbar的条件下,生长厚度的取值范围为10nm~40nm的低温BP成核层。The first step is to grow a low-temperature BP nucleation layer with a thickness ranging from 10nm to 40nm under the condition that the growth temperature ranges from 600°C to 800°C and the growth pressure ranges from 200mbar to 300mbar.

示例性地,第一步可以包括:在600℃~800℃的温度条件下,200mbar~300mbar的压力条件下,生长低温BP成核层,生长时的Ⅴ/Ⅲ比范围在500~800之间,低温BP成核层为三维岛状生长模式。Exemplarily, the first step may include: growing a low-temperature BP nucleation layer at a temperature of 600°C to 800°C and a pressure of 200mbar to 300mbar, and the V/III ratio during growth is in the range of 500 to 800 , the low-temperature BP nucleation layer is a three-dimensional island-like growth pattern.

第二步、在生长温度的取值范围为900℃~1100℃,生长压力的取值范围为50mbar~100mbar的条件下,生长厚度的取值范围为150nm~250nm的高温BP成核层。The second step is to grow a high-temperature BP nucleation layer with a thickness ranging from 150nm to 250nm under the condition that the growth temperature ranges from 900°C to 1100°C and the growth pressure ranges from 50mbar to 100mbar.

示例性地,第二步可以包括:在900℃~1100℃的温度条件下,50mbar~100mbar的压力条件下,生长高温BP成核层,生长时的Ⅴ/Ⅲ比范围在50~80之间,低温BP成核层为二维平坦生长模式。Exemplarily, the second step may include: growing a high-temperature BP nucleation layer at a temperature of 900°C to 1100°C and a pressure of 50mbar to 100mbar, and the V/III ratio during growth is in the range of 50 to 80 , the low-temperature BP nucleation layer is a two-dimensional flat growth mode.

第三步、在生长温度的取值范围为900℃~1100℃的条件下,生长压力的取值范围为40mbar~70mbar的条件下,生长厚度的取值范围为1nm~5nm的预铺Al层。Step 3: Under the condition that the growth temperature ranges from 900°C to 1100°C and the growth pressure ranges from 40mbar to 70mbar, grow a pre-laid Al layer with a thickness ranging from 1nm to 5nm .

示例性地,第三步可以包括:在900~1100℃的温度条件下,40mbar~70mbar的压力条件下,向反应腔通入流量为50~200sccm的Al源,通入时间为10~20秒(s),不通NH3,Al源分解后在高温BP成核层的表面预铺一层Al薄膜,也即是预铺Al层。Exemplarily, the third step may include: at a temperature of 900-1100° C. and a pressure of 40 mbar-70 mbar, feed an Al source with a flow rate of 50-200 sccm into the reaction chamber for 10-20 seconds (s), without NH 3 , after the Al source is decomposed, a layer of Al film is pre-paved on the surface of the high-temperature BP nucleation layer, that is, a pre-pave Al layer.

其中,Al源可以为三甲基铝(TMAl)。Wherein, the Al source may be trimethylaluminum (TMAl).

通过将成核层设置为由低温BP成核层和高温BP成核层组成的双层结构。与常规的AlN成核层相比,BP成核层与GaN外延层具有更小的晶格失配度,可以降低因晶格失配而产生的位错密度,从而提高外延层生长的晶体质量。当AlN作为成核层时其晶格常数比Si和GaN都要小,禁带宽度比Si和GaN都要大,而BP的晶格常数和禁带宽度介于Si与GaN之间,能够很好的起到Si衬底与GaN外延层之间的缓冲过渡作用,有利于降低Si衬底与外延层之间的晶格失配度,提高晶体质量。另外,高温BP成核层生长结束后进行预铺Al层生长,能够避免NH3与BP接触反应生长BN,因为BN与GaN之间存在较大的晶格失配,从而避免GaN外延层位错密度的增加。By setting the nucleation layer as a double-layer structure composed of a low-temperature BP nucleation layer and a high-temperature BP nucleation layer. Compared with the conventional AlN nucleation layer, the BP nucleation layer has a smaller lattice mismatch degree with the GaN epitaxial layer, which can reduce the dislocation density caused by the lattice mismatch, thereby improving the crystal quality of the epitaxial layer growth . When AlN is used as the nucleation layer, its lattice constant is smaller than that of Si and GaN, and its forbidden band width is larger than that of Si and GaN, while the lattice constant and forbidden band width of BP are between Si and GaN, which can be easily It plays a good buffer transition role between the Si substrate and the GaN epitaxial layer, which is conducive to reducing the lattice mismatch between the Si substrate and the epitaxial layer and improving the crystal quality. In addition, the growth of the pre-laid Al layer after the growth of the high-temperature BP nucleation layer can avoid the contact reaction between NH3 and BP to grow BN, because there is a large lattice mismatch between BN and GaN, thereby avoiding the dislocation of the GaN epitaxial layer increase in density.

而采用上述生长条件和厚度进行高温BP成核层、低温BP成核层及预铺Al层的生长,能够保证得到的高温BP成核层、低温BP成核层及预铺Al层满足上述缓解晶格失配,提高晶体质量的要求。However, the growth of the high-temperature BP nucleation layer, the low-temperature BP nucleation layer, and the pre-coated Al layer using the above-mentioned growth conditions and thickness can ensure that the obtained high-temperature BP nucleation layer, low-temperature BP nucleation layer, and pre-coated Al layer meet the above mitigation requirements. Lattice mismatch, improving crystal quality requirements.

S203:在复合过渡层上生长AlGaN缓冲层。S203: growing an AlGaN buffer layer on the composite transition layer.

可选地,AlGaN缓冲层的生长条件包括:生长温度在1050℃~1200℃,压力在40~70mbar之间,向反应腔通入NH3和MO源(三甲基镓TMGa和三甲基铝TMAl)生长AlGaN缓冲层。其中,AlGaN缓冲层为未掺杂的AlGaN层,厚度的取值范围为2.0~3.0微米,Al的组分范围为0.2~0.8,可以得到质量较好的AlGaN缓冲层。Optionally, the growth conditions of the AlGaN buffer layer include: the growth temperature is between 1050° C. and 1200° C., the pressure is between 40 and 70 mbar, and NH 3 and MO sources (trimethylgallium TMGa and trimethylaluminum TMAl) to grow the AlGaN buffer layer. Wherein, the AlGaN buffer layer is an undoped AlGaN layer, the thickness ranges from 2.0 to 3.0 microns, and the Al composition ranges from 0.2 to 0.8, so that a good quality AlGaN buffer layer can be obtained.

S204:在AlGaN缓冲层上生长AlGaN高阻层。S204: growing an AlGaN high resistance layer on the AlGaN buffer layer.

在AlGaN缓冲层上生长AlGaN高阻层,可以有效减少AlGaN缓冲层与AlGaN高阻层之间会出现的晶格失配,以提高得到的AlGaN高阻层的晶体质量,AlGaN高阻层的质量得到保证则可以进一步提高在AlGaN高阻层上生长到的其他外延材料的质量。Growing the AlGaN high-resistance layer on the AlGaN buffer layer can effectively reduce the lattice mismatch between the AlGaN buffer layer and the AlGaN high-resistance layer, so as to improve the crystal quality of the obtained AlGaN high-resistance layer, and the quality of the AlGaN high-resistance layer If it is guaranteed, the quality of other epitaxial materials grown on the AlGaN high resistance layer can be further improved.

示例性地,AlGaN高阻层的生长温度的取值范围为1000℃-1200℃,AlGaN高阻层的生长压力的取值范围为40~70mbar。Exemplarily, the growth temperature of the AlGaN high resistance layer ranges from 1000° C. to 1200° C., and the growth pressure of the AlGaN high resistance layer ranges from 40 to 70 mbar.

AlGaN高阻层的生长温度与生长压力分别在以上范围内,可以有效提高得到的AlGaN高阻层的生长质量。The growth temperature and the growth pressure of the AlGaN high resistance layer are respectively in the above ranges, which can effectively improve the growth quality of the obtained AlGaN high resistance layer.

可选地,AlGaN高阻层的厚度的取值范围为1.0~2.0微米,可以保证AlGaN高阻层本身的生长质量,同时有效达到高阻的目的,也即可以保证高阻效果。Optionally, the thickness of the AlGaN high-resistance layer ranges from 1.0 to 2.0 microns, which can ensure the growth quality of the AlGaN high-resistance layer itself, and at the same time effectively achieve the goal of high resistance, that is, ensure the high-resistance effect.

可选地,AlGaN高阻层中掺杂有碳(C),且碳元素的掺杂浓度为1019cm-3-1020cm-3Optionally, the AlGaN high resistance layer is doped with carbon (C), and the doping concentration of the carbon element is 10 19 cm −3 to 10 20 cm −3 .

AlGaN高阻层掺杂有碳可以提高AlGaN高阻层的高阻效果,碳元素的掺杂浓度在以上范围内也可以保证AlGaN高阻层本身的质量。Doping the AlGaN high-resistance layer with carbon can improve the high-resistance effect of the AlGaN high-resistance layer, and the doping concentration of the carbon element within the above range can also ensure the quality of the AlGaN high-resistance layer itself.

可选地,AlGaN高阻层中Al的组分范围为0.1~0.3。Optionally, the composition range of Al in the AlGaN high resistance layer is 0.1-0.3.

S205:在AlGaN高阻层上生长GaN沟道层。S205: growing a GaN channel layer on the AlGaN high resistance layer.

可选地,GaN沟道层的生长条件包括:生长温度在1050℃~1150℃,压力在150~250mbar之间。可以得到质量较好的GaN沟道层。Optionally, the growth conditions of the GaN channel layer include: a growth temperature of 1050° C.˜1150° C. and a pressure of 150˜250 mbar. A GaN channel layer with better quality can be obtained.

示例性地,GaN沟道层的厚度的取值范围为300nm~600nm,使得得到的GaN沟道层的质量较好,提高最终得到的HEMT外延片的质量。Exemplarily, the thickness of the GaN channel layer ranges from 300 nm to 600 nm, so that the quality of the obtained GaN channel layer is better, and the quality of the finally obtained HEMT epitaxial wafer is improved.

S206:在GaN沟道层上生长AlN插入层。S206: growing an AlN insertion layer on the GaN channel layer.

可选地,AlN插入层的生长条件包括:生长温度在1000℃~1100℃,压力在30~70mbar之间。可以得到质量较好的AlN插入层。Optionally, the growth conditions of the AlN insertion layer include: the growth temperature is 1000° C.˜1100° C., and the pressure is 30˜70 mbar. A good quality AlN insertion layer can be obtained.

可选地,AlN插入层的厚度的取值范围为0.8~1.2nm。例如,AlN插入层的厚度为1nm。Optionally, the thickness of the AlN insertion layer ranges from 0.8nm to 1.2nm. For example, the AlN insertion layer has a thickness of 1 nm.

S207:在AlN插入层上生长AlGaN势垒层。S207: growing an AlGaN barrier layer on the AlN insertion layer.

可选地,AlGaN势垒层的生长温度为1000℃~1100℃,AlGaN势垒层的生长压力为40~70mbar。得到的AlGaN势垒层的质量较好。Optionally, the growth temperature of the AlGaN barrier layer is 1000° C.˜1100° C., and the growth pressure of the AlGaN barrier layer is 40˜70 mbar. The quality of the obtained AlGaN barrier layer is better.

在本公开所提供的一种实现方式中,AlGaN势垒层的生长温度可为1050℃。本公开对此不做限制。In an implementation manner provided in the present disclosure, the growth temperature of the AlGaN barrier layer may be 1050°C. This disclosure does not limit this.

可选地,AlGaN势垒层的厚度的取值范围为20~25nm。Optionally, the thickness of the AlGaN barrier layer ranges from 20nm to 25nm.

可选地,AlGaN势垒层中Al组分在0.20~0.25之间。Optionally, the Al composition in the AlGaN barrier layer is between 0.20 and 0.25.

S208:在AlGaN势垒层上生长GaN盖帽层。S208: growing a GaN cap layer on the AlGaN barrier layer.

可选地,GaN盖帽层的生长温度为1000℃~1100℃,AlGaN势垒层的生长压力为100~200mbar。得到的GaN盖帽层的质量较好。Optionally, the growth temperature of the GaN cap layer is 1000° C.˜1100° C., and the growth pressure of the AlGaN barrier layer is 100˜200 mbar. The quality of the obtained GaN capping layer is better.

可选地,GaN盖帽层的厚度的取值范围为3~5nm。Optionally, the thickness of the GaN capping layer ranges from 3nm to 5nm.

可选地,在外延结构生长结束后,将反应腔温度降低,在氮气气氛中降至室温外延生长结束。Optionally, after the growth of the epitaxial structure is completed, the temperature of the reaction chamber is lowered to room temperature in a nitrogen atmosphere to complete the epitaxial growth.

需要说明的是,在本公开实施例中,采用VeecoK 465i or C4 or RB MOCVD(MetalOrganic Chemical Vapor Deposition,金属有机化合物化学气相沉淀)设备实现LED的生长方法。采用高纯H2(氢气)或高纯N2(氮气)或高纯H2和高纯N2的混合气体作为载气,高纯NH3作为N源,三甲基镓(TMGa)及三乙基镓(TEGa)作为镓源,三甲基铟(TMIn)作为铟源,硅烷(SiH4)作为N型掺杂剂,三甲基铝(TMAl)作为铝源,二茂镁(CP2Mg)作为P型掺杂剂,二茂铁(Cp2Fe)作为铁(Fe)源的前驱体。四溴化碳(CBr4)作为碳(C)源的前驱体,Cl2作为腐蚀气体。It should be noted that, in the embodiments of the present disclosure, VeecoK 465i or C4 or RB MOCVD (MetalOrganic Chemical Vapor Deposition, metal organic compound chemical vapor deposition) equipment is used to realize the LED growth method. Use high-purity H 2 (hydrogen) or high-purity N 2 (nitrogen) or a mixture of high-purity H 2 and high-purity N 2 as carrier gas, high-purity NH 3 as N source, trimethylgallium (TMGa) and three Ethyl gallium (TEGa) as gallium source, trimethyl indium (TMIn) as indium source, silane (SiH4) as N-type dopant, trimethyl aluminum (TMAl) as aluminum source, dimagnesocene (CP 2 Mg ) as the P-type dopant, and ferrocene (Cp 2 Fe) as the precursor of the iron (Fe) source. Carbon tetrabromide (CBr 4 ) is used as the precursor of the carbon (C) source, and Cl 2 is used as the etching gas.

图3是本公开实施例提供的一种HEMT外延片的结构示意图。参见图3,HEMT外延片包括:FIG. 3 is a schematic structural diagram of a HEMT epitaxial wafer provided by an embodiment of the present disclosure. Referring to Figure 3, the HEMT epitaxial wafer includes:

Si衬底1、依次层叠在Si衬底1上的复合过渡层2、AlGaN缓冲层3、AlGaN高阻层4、GaN沟道层5、AlGaN势垒层6与GaN盖帽层7。Si substrate 1 , composite transition layer 2 , AlGaN buffer layer 3 , AlGaN high resistance layer 4 , GaN channel layer 5 , AlGaN barrier layer 6 and GaN capping layer 7 stacked on the Si substrate 1 in sequence.

其中,复合过渡层2包括依次层叠在Si衬底1上的低温BP成核层21、高温BP成核层22和预铺Al层23,低温BP成核层21的生长温度低于高温BP成核层22的生长温度。Among them, the composite transition layer 2 includes a low-temperature BP nucleation layer 21, a high-temperature BP nucleation layer 22, and a pre-coated Al layer 23 stacked on the Si substrate 1 in sequence. The growth temperature of the low-temperature BP nucleation layer 21 is lower than that of the high-temperature BP nucleation layer. The growth temperature of the core layer 22.

示例性地,低温BP成核层的生长温度的取值范围为600℃~800℃,高温BP成核层的生长温度的取值范围为900℃~1100℃;Exemplarily, the growth temperature of the low-temperature BP nucleation layer ranges from 600°C to 800°C, and the growth temperature of the high-temperature BP nucleation layer ranges from 900°C to 1100°C;

低温BP成核层的厚度的取值范围为10nm~40nm,高温BP成核层的生长温度的取值范围为150nm~250nm;The thickness of the low-temperature BP nucleation layer ranges from 10nm to 40nm, and the growth temperature of the high-temperature BP nucleation layer ranges from 150nm to 250nm;

低温BP成核层的生长压力的取值范围为200mbar~300mbar,高温BP成核层的生长压力的取值范围为50mbar~100mbar。The growth pressure of the low temperature BP nucleation layer ranges from 200mbar to 300mbar, and the growth pressure of the high temperature BP nucleation layer ranges from 50mbar to 100mbar.

示例性地,预铺Al层的生长温度的取值范围为900℃~1100℃,预铺Al层的生长压力的取值范围为40mbar~70mbar,预铺Al层的厚度的取值范围为1nm~5nm。Exemplarily, the growth temperature of the pre-laid Al layer ranges from 900°C to 1100°C, the growth pressure of the pre-laid Al layer ranges from 40mbar to 70mbar, and the thickness of the pre-laid Al layer ranges from 1nm ~5nm.

下表1是Si、BP、GaN、AlN等物质的晶格场数和禁带宽度表,结合表1可知:The following table 1 is the lattice field number and forbidden band width table of Si, BP, GaN, AlN and other substances, combined with table 1, we can know:

与常规的AlN成核层相比,BP成核层与GaN外延层具有更小的晶格失配度,可以降低因晶格失配而产生的位错密度,从而提高外延层生长的晶体质量。当AlN作为成核层时其晶格常数比Si和GaN都要小,禁带宽度比Si和GaN都要大,而BP的晶格常数和禁带宽度介于Si与GaN之间,能够很好的起到Si衬底与GaN外延层之间的缓冲过渡作用,有利于降低Si衬底与外延层之间的晶格失配度,提高晶体质量。另外,高温BP成核层生长结束后进行预铺Al层生长,能够避免NH3与BP接触反应生长BN,因为BN与GaN之间存在较大的晶格失配,从而避免GaN外延层位错密度的增加。Compared with the conventional AlN nucleation layer, the BP nucleation layer has a smaller lattice mismatch degree with the GaN epitaxial layer, which can reduce the dislocation density caused by the lattice mismatch, thereby improving the crystal quality of the epitaxial layer growth . When AlN is used as the nucleation layer, its lattice constant is smaller than that of Si and GaN, and its forbidden band width is larger than that of Si and GaN, while the lattice constant and forbidden band width of BP are between Si and GaN, which can be easily It plays a good buffer transition role between the Si substrate and the GaN epitaxial layer, which is conducive to reducing the lattice mismatch between the Si substrate and the epitaxial layer and improving the crystal quality. In addition, the growth of the pre-laid Al layer after the growth of the high-temperature BP nucleation layer can avoid the contact reaction between NH3 and BP to grow BN, because there is a large lattice mismatch between BN and GaN, thereby avoiding the dislocation of the GaN epitaxial layer increase in density.

表1Table 1

参数/物质parameter/substance SiSi BPBP GaNGaN AlNAlN 晶格常数(nm)Lattice constant (nm) 0.54310.5431 0.45380.4538 0.31890.3189 0.31120.3112 禁带宽度(eV)Bandgap (eV) 1.121.12 2.02.0 3.43.4 6.26.2

而采用上述生长条件和厚度进行高温BP成核层、低温BP成核层及预铺Al层的生长,能够保证得到的高温BP成核层、低温BP成核层及预铺Al层满足上述缓解晶格失配,提高晶体质量的要求。However, the growth of the high-temperature BP nucleation layer, the low-temperature BP nucleation layer, and the pre-coated Al layer using the above-mentioned growth conditions and thickness can ensure that the obtained high-temperature BP nucleation layer, low-temperature BP nucleation layer, and pre-coated Al layer meet the above mitigation requirements. Lattice mismatch, improving crystal quality requirements.

可选地,HEMT外延片还包括:位于GaN沟道层和AlGaN势垒层之间的AlN插入层8。Optionally, the HEMT epitaxial wafer further includes: an AlN insertion layer 8 located between the GaN channel layer and the AlGaN barrier layer.

示例性地,AlN插入层8的厚度的取值范围为0.8~1.2nm。Exemplarily, the thickness of the AlN insertion layer 8 ranges from 0.8nm to 1.2nm.

例如,AlN插入层的厚度为1nm。For example, the AlN insertion layer has a thickness of 1 nm.

示例性地,AlGaN缓冲层为未掺杂的AlGaN层,厚度的取值范围为2.0~3.0微米,Al的组分范围为0.2~0.8,能够保证AlGaN缓冲层的质量。Exemplarily, the AlGaN buffer layer is an undoped AlGaN layer, the thickness ranges from 2.0 to 3.0 microns, and the Al composition ranges from 0.2 to 0.8, which can ensure the quality of the AlGaN buffer layer.

示例性地,AlGaN高阻层的厚度的取值范围为1.0~2.0微米,可以保证AlGaN高阻层本身的生长质量,同时有效达到高阻的目的,也即可以保证高阻效果。Exemplarily, the thickness of the AlGaN high-resistance layer ranges from 1.0 to 2.0 microns, which can ensure the growth quality of the AlGaN high-resistance layer itself, and at the same time effectively achieve the goal of high resistance, that is, ensure the high-resistance effect.

示例性地,AlGaN高阻层中掺杂有C,且碳元素的掺杂浓度为1019cm-3-1020cm-3。AlGaN高阻层掺杂有碳可以提高AlGaN高阻层的高阻效果,碳元素的掺杂浓度在以上范围内也可以保证AlGaN高阻层本身的质量。Exemplarily, the AlGaN high resistance layer is doped with C, and the doping concentration of the carbon element is 10 19 cm −3 to 10 20 cm −3 . Doping the AlGaN high-resistance layer with carbon can improve the high-resistance effect of the AlGaN high-resistance layer, and the doping concentration of the carbon element within the above range can also ensure the quality of the AlGaN high-resistance layer itself.

示例性地,GaN沟道层的厚度的取值范围为300~600nm,使得得到的GaN沟道层的质量较好,提高最终得到的HEMT外延片的质量。Exemplarily, the thickness of the GaN channel layer ranges from 300 to 600 nm, so that the quality of the obtained GaN channel layer is better, and the quality of the finally obtained HEMT epitaxial wafer is improved.

例如,GaN沟道层的厚度为400nm。GaN沟道层的厚度较为恰当,成本较为合理的同时可以有效提高HEMT外延片的质量。For example, the GaN channel layer has a thickness of 400 nm. The thickness of the GaN channel layer is more appropriate, the cost is more reasonable, and the quality of the HEMT epitaxial wafer can be effectively improved.

示例性地,AlGaN势垒层的厚度的取值范围为20~25nm,能够保证HEMT外延片的质量。Exemplarily, the thickness range of the AlGaN barrier layer is 20-25 nm, which can ensure the quality of the HEMT epitaxial wafer.

示例性地,GaN盖帽层可为P型GaN层,便于制备与获取。Exemplarily, the GaN capping layer can be a P-type GaN layer, which is convenient for preparation and acquisition.

可选地,GaN盖帽层的厚度的取值范围为3~5nm,得到的GaN盖帽层整体的质量较好。Optionally, the thickness of the GaN capping layer ranges from 3 to 5 nm, and the overall quality of the obtained GaN capping layer is better.

示例性地,GaN盖帽层内的杂质为Mg,便于制备与获取。Exemplarily, the impurity in the GaN capping layer is Mg, which is convenient for preparation and acquisition.

需要说明的是,图3仅为本公开实施例提供的HEMT外延片的一种实现方式,在本公开所提供的其他实现方式中,HEMT外延片也可为包括有反射层的其他形式的HEMT外延片,本公开对此不做限制。It should be noted that FIG. 3 is only one implementation of the HEMT epitaxial wafer provided by the embodiment of the present disclosure. In other implementations provided by the present disclosure, the HEMT epitaxial wafer can also be other forms of HEMT including a reflective layer. Epitaxial wafer, the present disclosure does not limit it.

本公开实施例提供了一种HEMT器件,该HEMT器件包括如图3所示的HEMT外延片。An embodiment of the present disclosure provides a HEMT device, and the HEMT device includes a HEMT epitaxial wafer as shown in FIG. 3 .

以上,并非对本公开作任何形式上的限制,虽然本公开已通过实施例揭露如上,然而并非用以限定本公开,任何熟悉本专业的技术人员,在不脱离本公开技术方案范围内,当可利用上述揭示的技术内容作出些许更动或修饰为等同变化的等效实施例,但凡是未脱离本公开技术方案的内容,依据本公开的技术实质对以上实施例所作的任何简单修改、等同变化与修饰,均仍属于本公开技术方案的范围内。The above does not limit the present disclosure in any form. Although the present disclosure has been disclosed above through the embodiments, it is not used to limit the present disclosure. Use the technical content disclosed above to make some changes or modify equivalent embodiments as equivalent changes, but any simple modifications and equivalent changes made to the above embodiments according to the technical essence of the present disclosure without departing from the content of the technical solution of the present disclosure and modifications, all still belong to the scope of the technical solutions of the present disclosure.

Claims (10)

1.一种HEMT外延片,其特征在于,所述HEMT外延片包括:1. A HEMT epitaxial wafer, characterized in that, said HEMT epitaxial wafer comprises: Si衬底、依次层叠在所述Si衬底上的复合过渡层、AlGaN缓冲层、AlGaN高阻层、GaN沟道层、AlGaN势垒层与GaN盖帽层,a Si substrate, a composite transition layer, an AlGaN buffer layer, an AlGaN high resistance layer, a GaN channel layer, an AlGaN barrier layer, and a GaN capping layer sequentially stacked on the Si substrate, 所述复合过渡层包括依次层叠在所述Si衬底上的低温BP成核层、高温BP成核层和预铺Al层,所述低温BP成核层的生长温度低于所述高温BP成核层的生长温度。The composite transition layer includes a low-temperature BP nucleation layer, a high-temperature BP nucleation layer, and a pre-coated Al layer sequentially stacked on the Si substrate, and the growth temperature of the low-temperature BP nucleation layer is lower than that of the high-temperature BP nucleation layer. The growth temperature of the nuclear layer. 2.根据权利要求1所述的HEMT外延片,其特征在于,所述低温BP成核层的生长温度的取值范围为600℃~800℃,所述高温BP成核层的生长温度的取值范围为900℃~1100℃;2. The HEMT epitaxial wafer according to claim 1, characterized in that the growth temperature of the low-temperature BP nucleation layer ranges from 600°C to 800°C, and the growth temperature of the high-temperature BP nucleation layer The value range is 900℃~1100℃; 所述低温BP成核层的厚度的取值范围为10nm~40nm,所述高温BP成核层的生长温度的取值范围为150nm~250nm;The value range of the thickness of the low-temperature BP nucleation layer is 10nm-40nm, and the value range of the growth temperature of the high-temperature BP nucleation layer is 150nm-250nm; 所述低温BP成核层的生长压力的取值范围为200mbar~300mbar,所述高温BP成核层的生长压力的取值范围为50mbar~100mbar。The growth pressure of the low-temperature BP nucleation layer ranges from 200 mbar to 300 mbar, and the growth pressure of the high-temperature BP nucleation layer ranges from 50 mbar to 100 mbar. 3.根据权利要求1所述的HEMT外延片,其特征在于,所述预铺Al层的生长温度的取值范围为900℃~1100℃,所述预铺Al层的生长压力的取值范围为40mbar~70mbar,所述预铺Al层的厚度的取值范围为1nm~5nm。3. The HEMT epitaxial wafer according to claim 1, characterized in that the growth temperature of the pre-laid Al layer ranges from 900°C to 1100°C, and the growth pressure of the pre-laid Al layer ranges from 40mbar-70mbar, and the thickness range of the pre-applied Al layer is 1nm-5nm. 4.根据权利要求1至3任一项所述的HEMT外延片,其特征在于,所述HEMT外延片还包括:位于所述GaN沟道层和所述AlGaN势垒层之间的AlN插入层。4. The HEMT epitaxial wafer according to any one of claims 1 to 3, wherein the HEMT epitaxial wafer further comprises: an AlN insertion layer located between the GaN channel layer and the AlGaN barrier layer . 5.一种HEMT外延片的制备方法,其特征在于,所述制备方法包括:5. a preparation method of HEMT epitaxial wafer, is characterized in that, described preparation method comprises: 提供一Si衬底;providing a Si substrate; 在所述Si衬底上生长复合过渡层,所述复合过渡层包括依次层叠在所述Si衬底上的低温BP成核层、高温BP成核层和预铺Al层;growing a composite transition layer on the Si substrate, the composite transition layer comprising a low-temperature BP nucleation layer, a high-temperature BP nucleation layer and a pre-coated Al layer sequentially stacked on the Si substrate; 在所述复合过渡层上依次生长AlGaN缓冲层、AlGaN高阻层、GaN沟道层、AlGaN势垒层与GaN盖帽层。An AlGaN buffer layer, an AlGaN high resistance layer, a GaN channel layer, an AlGaN barrier layer and a GaN capping layer are sequentially grown on the composite transition layer. 6.根据权利要求5所述的制备方法,其特征在于,所述在所述Si衬底上生长复合过渡层,包括:按照如下方式制备所述低温BP成核层:6. The preparation method according to claim 5, wherein said growing a composite transition layer on said Si substrate comprises: preparing said low-temperature BP nucleation layer in the following manner: 在生长温度的取值范围为600℃~800℃,生长压力的取值范围为200mbar~300mbar的条件下,生长厚度的取值范围为10nm~40nm的所述低温BP成核层。Under the condition that the growth temperature ranges from 600° C. to 800° C. and the growth pressure ranges from 200 mbar to 300 mbar, the low-temperature BP nucleation layer whose thickness ranges from 10 nm to 40 nm is grown. 7.根据权利要求5所述的制备方法,其特征在于,所述在所述Si衬底上生长复合过渡层,包括:按照如下方式制备所述高温BP成核层:7. The preparation method according to claim 5, wherein said growing a composite transition layer on said Si substrate comprises: preparing said high-temperature BP nucleation layer in the following manner: 在生长温度的取值范围为900℃~1100℃,生长压力的取值范围为50mbar~100mbar的条件下,生长厚度的取值范围为150nm~250nm的所述高温BP成核层。Under the condition that the growth temperature ranges from 900° C. to 1100° C. and the growth pressure ranges from 50 mbar to 100 mbar, the high-temperature BP nucleation layer whose thickness ranges from 150 nm to 250 nm is grown. 8.根据权利要求5所述的制备方法,其特征在于,所述在所述Si衬底上生长复合过渡层,包括:按照如下方式制备所述预铺Al层:8. The preparation method according to claim 5, wherein said growing a composite transition layer on said Si substrate comprises: preparing said pre-applied Al layer as follows: 在生长温度的取值范围为900℃~1100℃的条件下,生长压力的取值范围为40mbar~70mbar的条件下,生长厚度的取值范围为1nm~5nm的所述预铺Al层。Under the condition that the growth temperature ranges from 900° C. to 1100° C. and the growth pressure ranges from 40 mbar to 70 mbar, the pre-coated Al layer with a thickness ranging from 1 nm to 5 nm is grown. 9.根据权利要求5至8任一项所述的制备方法,其特征在于,所述制备方法还包括:9. according to the preparation method described in any one of claim 5 to 8, it is characterized in that, described preparation method also comprises: 在所述GaN沟道层和所述AlGaN势垒层之间生长AlN插入层。An AlN insertion layer is grown between the GaN channel layer and the AlGaN barrier layer. 10.一种HEMT器件,其特征在于,所述HEMT器件包括如权利要求1至4任一项所述的HEMT外延片。10. A HEMT device, characterized in that the HEMT device comprises the HEMT epitaxial wafer according to any one of claims 1 to 4.
CN202210708221.9A 2022-06-21 2022-06-21 HEMT epitaxial wafer and preparation method thereof, HEMT device Pending CN115274818A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210708221.9A CN115274818A (en) 2022-06-21 2022-06-21 HEMT epitaxial wafer and preparation method thereof, HEMT device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210708221.9A CN115274818A (en) 2022-06-21 2022-06-21 HEMT epitaxial wafer and preparation method thereof, HEMT device

Publications (1)

Publication Number Publication Date
CN115274818A true CN115274818A (en) 2022-11-01

Family

ID=83761083

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210708221.9A Pending CN115274818A (en) 2022-06-21 2022-06-21 HEMT epitaxial wafer and preparation method thereof, HEMT device

Country Status (1)

Country Link
CN (1) CN115274818A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115799332A (en) * 2023-02-13 2023-03-14 江西兆驰半导体有限公司 Polar silicon-based high electron mobility transistor and preparation method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115799332A (en) * 2023-02-13 2023-03-14 江西兆驰半导体有限公司 Polar silicon-based high electron mobility transistor and preparation method thereof
CN115799332B (en) * 2023-02-13 2023-04-21 江西兆驰半导体有限公司 Polar silicon-based high electron mobility transistor and preparation method thereof

Similar Documents

Publication Publication Date Title
CN111009468A (en) Preparation method and application of semiconductor heterostructure
CN114551593A (en) Epitaxial wafer, epitaxial wafer growth method and high-electron-mobility transistor
CN116565003A (en) Epitaxial wafer, preparation method thereof and high-electron-mobility transistor
CN114420754A (en) High electron mobility transistor epitaxial wafer with improved high resistance layer and preparation method thereof
CN114420756A (en) High electron mobility transistor epitaxial wafer with impurity blocking layer and preparation method thereof
CN115274818A (en) HEMT epitaxial wafer and preparation method thereof, HEMT device
CN109065682B (en) A kind of LED epitaxial slice and its manufacturing method
CN113193083B (en) Preparation method of light-emitting diode epitaxial wafer
CN107887255B (en) High-resistance GaN film epitaxial growth method
CN108110048A (en) High resistant III nitride semiconductor epitaxial structure and preparation method thereof
CN114220729B (en) Preparation method for improving the quality of high electron mobility transistor epitaxial wafer
CN114725256B (en) III-nitride epitaxial structure and preparation method thereof
CN117497562A (en) A silicon-based GaN epitaxial structure with a stepped barrier layer and its preparation method
CN114649194A (en) Preparation method of boron-doped silicon substrate HEMT epitaxial wafer for improving crystal quality
CN115084329B (en) LED epitaxial wafer applied to Si substrate and growth method thereof
CN112864286B (en) Preparation method of light emitting diode epitaxial wafer
CN111009579A (en) Semiconductor heterostructure and semiconductor device
CN112864285B (en) Light-emitting diode epitaxial wafer preparation method
CN116741822A (en) High electron mobility transistor epitaxial structure, preparation method and HEMT device
CN112928162B (en) High electron mobility transistor epitaxial wafer and preparation method thereof
CN110047924A (en) Utilize the high resistance buffer layer and preparation method of the narrow trap multi-quantum pit structure of GaN base
CN115036367A (en) Epitaxial wafer, preparation method of epitaxial wafer and high-electron-mobility transistor
CN108155224A (en) Gallium nitride epitaxial slice, epitaxy method and gallium nitride based transistor
CN115632061A (en) GaN-based HEMT epitaxial structure and preparation method thereof
CN115241067A (en) Preparation method of HEMT epitaxial wafer with improved flatness and epitaxial wafer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination